| 1 |
2 |
tak.sugawa |
#
|
| 2 |
|
|
# Constraints for KCPSM3 reference design - Real Time Digital Clock and PCB monitor with UART communications
|
| 3 |
|
|
#
|
| 4 |
|
|
# Design provided for Spartan-3 Starter Board (rev E).
|
| 5 |
|
|
#
|
| 6 |
|
|
# Ken Chapman - Xilinx Ltd - March 2004
|
| 7 |
|
|
#
|
| 8 |
|
|
#
|
| 9 |
|
|
#
|
| 10 |
|
|
# I/O constraints for Spartan-3 Starter Board.
|
| 11 |
|
|
#
|
| 12 |
|
|
# soldered 50MHz Clock
|
| 13 |
|
|
#
|
| 14 |
|
|
NET "clk" LOC = "T9";
|
| 15 |
|
|
|
| 16 |
|
|
#
|
| 17 |
|
|
# PS2
|
| 18 |
|
|
#
|
| 19 |
|
|
NET "PS2_CLK" LOC = "M16";
|
| 20 |
|
|
NET "PS2_DATA" LOC = "M15";
|
| 21 |
|
|
|
| 22 |
|
|
#
|
| 23 |
|
|
# VGA
|
| 24 |
|
|
NET "VGA_R" LOC = "R12";
|
| 25 |
|
|
NET "VGA_G" LOC = "T12";
|
| 26 |
|
|
NET "VGA_B" LOC = "R11";
|
| 27 |
|
|
NET "VGA_HS" LOC = "R9";
|
| 28 |
|
|
NET "VGA_VS" LOC = "T10";
|
| 29 |
|
|
#
|
| 30 |
|
|
# Simple LEDs
|
| 31 |
|
|
#
|
| 32 |
|
|
NET "led<0>" LOC = "K12";
|
| 33 |
|
|
NET "led<1>" LOC = "P14";
|
| 34 |
|
|
NET "led<2>" LOC = "L12";
|
| 35 |
|
|
NET "led<3>" LOC = "N14";
|
| 36 |
|
|
NET "led<4>" LOC = "P13";
|
| 37 |
|
|
NET "led<5>" LOC = "N12";
|
| 38 |
|
|
NET "led<6>" LOC = "P12";
|
| 39 |
|
|
NET "led<7>" LOC = "P11";
|
| 40 |
|
|
#
|
| 41 |
|
|
# Simple switches
|
| 42 |
|
|
#
|
| 43 |
|
|
NET "switch<0>" LOC = "F12";
|
| 44 |
|
|
NET "switch<1>" LOC = "G12";
|
| 45 |
|
|
NET "switch<2>" LOC = "H14";
|
| 46 |
|
|
NET "switch<3>" LOC = "H13";
|
| 47 |
|
|
NET "switch<4>" LOC = "J14";
|
| 48 |
|
|
NET "switch<5>" LOC = "J13";
|
| 49 |
|
|
NET "switch<6>" LOC = "K14";
|
| 50 |
|
|
NET "switch<7>" LOC = "K13";
|
| 51 |
|
|
#
|
| 52 |
|
|
# Press buttons
|
| 53 |
|
|
#
|
| 54 |
|
|
NET "button<0>" LOC = "M13";
|
| 55 |
|
|
NET "button<1>" LOC = "M14";
|
| 56 |
|
|
NET "button<2>" LOC = "L13";
|
| 57 |
|
|
NET "button<3>" LOC = "L14";
|
| 58 |
|
|
#
|
| 59 |
|
|
#
|
| 60 |
|
|
# UART connections to female DB9 connector J2
|
| 61 |
|
|
#
|
| 62 |
|
|
NET "tx" LOC = "R13";
|
| 63 |
|
|
NET "rx" LOC = "T13";
|
| 64 |
|
|
#
|
| 65 |
|
|
# 7-segement display
|
| 66 |
|
|
#
|
| 67 |
|
|
NET "led7com<0>" LOC = "D14";
|
| 68 |
|
|
NET "led7com<1>" LOC = "G14";
|
| 69 |
|
|
NET "led7com<2>" LOC = "F14";
|
| 70 |
|
|
NET "led7com<3>" LOC = "E13";
|
| 71 |
|
|
NET "led7seg<0>" LOC = "E14";
|
| 72 |
|
|
NET "led7seg<1>" LOC = "G13";
|
| 73 |
|
|
NET "led7seg<2>" LOC = "N15";
|
| 74 |
|
|
NET "led7seg<3>" LOC = "P15";
|
| 75 |
|
|
NET "led7seg<4>" LOC = "R16";
|
| 76 |
|
|
NET "led7seg<5>" LOC = "F13";
|
| 77 |
|
|
NET "led7seg<6>" LOC = "N16";
|
| 78 |
|
|
NET "led7seg<7>" LOC = "P16";
|
| 79 |
|
|
#
|
| 80 |
|
|
# RAM
|
| 81 |
|
|
#
|
| 82 |
|
|
NET "ram_addr<0>" LOC = "L5";
|
| 83 |
|
|
NET "ram_addr<1>" LOC = "N3";
|
| 84 |
|
|
NET "ram_addr<2>" LOC = "M4";
|
| 85 |
|
|
NET "ram_addr<3>" LOC = "M3";
|
| 86 |
|
|
NET "ram_addr<4>" LOC = "L4";
|
| 87 |
|
|
NET "ram_addr<5>" LOC = "G4";
|
| 88 |
|
|
NET "ram_addr<6>" LOC = "F3";
|
| 89 |
|
|
NET "ram_addr<7>" LOC = "F4";
|
| 90 |
|
|
NET "ram_addr<8>" LOC = "E3";
|
| 91 |
|
|
NET "ram_addr<9>" LOC = "E4";
|
| 92 |
|
|
NET "ram_addr<10>" LOC = "G5";
|
| 93 |
|
|
NET "ram_addr<11>" LOC = "H3";
|
| 94 |
|
|
NET "ram_addr<12>" LOC = "H4";
|
| 95 |
|
|
NET "ram_addr<13>" LOC = "J4";
|
| 96 |
|
|
NET "ram_addr<14>" LOC = "J3";
|
| 97 |
|
|
NET "ram_addr<15>" LOC = "K3";
|
| 98 |
|
|
NET "ram_addr<16>" LOC = "K5";
|
| 99 |
|
|
NET "ram_addr<17>" LOC = "L3";
|
| 100 |
|
|
#
|
| 101 |
|
|
NET "ram_we" LOC = "G3";
|
| 102 |
|
|
NET "ram_oe" LOC = "K4";
|
| 103 |
|
|
#
|
| 104 |
|
|
NET "ram_a_data<0>" LOC = "N7";
|
| 105 |
|
|
NET "ram_a_data<1>" LOC = "T8";
|
| 106 |
|
|
NET "ram_a_data<2>" LOC = "R6";
|
| 107 |
|
|
NET "ram_a_data<3>" LOC = "T5";
|
| 108 |
|
|
NET "ram_a_data<4>" LOC = "R5";
|
| 109 |
|
|
NET "ram_a_data<5>" LOC = "C2";
|
| 110 |
|
|
NET "ram_a_data<6>" LOC = "C1";
|
| 111 |
|
|
NET "ram_a_data<7>" LOC = "B1";
|
| 112 |
|
|
NET "ram_a_data<8>" LOC = "D3";
|
| 113 |
|
|
NET "ram_a_data<9>" LOC = "P8";
|
| 114 |
|
|
NET "ram_a_data<10>" LOC = "F2";
|
| 115 |
|
|
NET "ram_a_data<11>" LOC = "H1";
|
| 116 |
|
|
NET "ram_a_data<12>" LOC = "J2";
|
| 117 |
|
|
NET "ram_a_data<13>" LOC = "L2";
|
| 118 |
|
|
NET "ram_a_data<14>" LOC = "P1";
|
| 119 |
|
|
NET "ram_a_data<15>" LOC = "R1";
|
| 120 |
|
|
#
|
| 121 |
|
|
NET "ram_a_ce" LOC = "P7";
|
| 122 |
|
|
NET "ram_a_lb" LOC = "P6";
|
| 123 |
|
|
NET "ram_a_ub" LOC = "T4";
|
| 124 |
|
|
#
|
| 125 |
|
|
NET "ram_b_data<0>" LOC = "P2";
|
| 126 |
|
|
NET "ram_b_data<1>" LOC = "N2";
|
| 127 |
|
|
NET "ram_b_data<2>" LOC = "M2";
|
| 128 |
|
|
NET "ram_b_data<3>" LOC = "K1";
|
| 129 |
|
|
NET "ram_b_data<4>" LOC = "J1";
|
| 130 |
|
|
NET "ram_b_data<5>" LOC = "G2";
|
| 131 |
|
|
NET "ram_b_data<6>" LOC = "E1";
|
| 132 |
|
|
NET "ram_b_data<7>" LOC = "D1";
|
| 133 |
|
|
NET "ram_b_data<8>" LOC = "D2";
|
| 134 |
|
|
NET "ram_b_data<9>" LOC = "E2";
|
| 135 |
|
|
NET "ram_b_data<10>" LOC = "G1";
|
| 136 |
|
|
NET "ram_b_data<11>" LOC = "F5";
|
| 137 |
|
|
NET "ram_b_data<12>" LOC = "C3";
|
| 138 |
|
|
NET "ram_b_data<13>" LOC = "K2";
|
| 139 |
|
|
NET "ram_b_data<14>" LOC = "M1";
|
| 140 |
|
|
NET "ram_b_data<15>" LOC = "N1";
|
| 141 |
|
|
#
|
| 142 |
|
|
NET "ram_b_ce" LOC = "N5";
|
| 143 |
|
|
NET "ram_b_lb" LOC = "P5";
|
| 144 |
|
|
NET "ram_b_ub" LOC = "R4";
|
| 145 |
|
|
#
|
| 146 |
|
|
#
|
| 147 |
|
|
# XCF02S Serial PROM connections
|
| 148 |
|
|
#
|
| 149 |
|
|
NET "din" LOC = "M11";
|
| 150 |
|
|
NET "reset_prom" LOC = "N9";
|
| 151 |
|
|
NET "cclk" LOC = "A14";
|
| 152 |
|
|
#
|
| 153 |
|
|
#
|
| 154 |
|
|
#End of file s3_clock_pcb_monitor.ucf
|
| 155 |
|
|
#
|
