| 1 |
2 |
tak.sugawa |
Release 7.1i par H.38
|
| 2 |
|
|
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
|
| 3 |
|
|
|
| 4 |
|
|
ATHRON:: Thu Apr 14 21:04:49 2005
|
| 5 |
|
|
|
| 6 |
|
|
par -w -intstyle ise -ol std -t 1 yacc_map.ncd yacc.ncd yacc.pcf
|
| 7 |
|
|
|
| 8 |
|
|
|
| 9 |
|
|
Constraints file: yacc.pcf.
|
| 10 |
|
|
Loading device for application Rf_Device from file '3s200.nph' in environment
|
| 11 |
|
|
E:/Xilinx7.1.
|
| 12 |
|
|
"yacc" is an NCD, version 3.1, device xc3s200, package ft256, speed -4
|
| 13 |
|
|
|
| 14 |
|
|
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
|
| 15 |
|
|
Celsius)
|
| 16 |
|
|
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
|
| 17 |
|
|
|
| 18 |
|
|
|
| 19 |
|
|
Device speed data version: "PRODUCTION 1.35 2005-01-22".
|
| 20 |
|
|
|
| 21 |
|
|
|
| 22 |
|
|
Device Utilization Summary:
|
| 23 |
|
|
|
| 24 |
|
|
Number of BUFGMUXs 1 out of 8 12%
|
| 25 |
|
|
Number of External IOBs 53 out of 173 30%
|
| 26 |
|
|
Number of LOCed IOBs 0 out of 53 0%
|
| 27 |
|
|
|
| 28 |
|
|
Number of MULT18X18s 2 out of 12 16%
|
| 29 |
|
|
Number of RAMB16s 11 out of 12 91%
|
| 30 |
|
|
Number of Slices 1918 out of 1920 99%
|
| 31 |
|
|
Number of SLICEMs 0 out of 960 0%
|
| 32 |
|
|
|
| 33 |
|
|
|
| 34 |
|
|
|
| 35 |
|
|
Overall effort level (-ol): Standard (set by user)
|
| 36 |
|
|
Placer effort level (-pl): Standard (set by user)
|
| 37 |
|
|
Placer cost table entry (-t): 1
|
| 38 |
|
|
Router effort level (-rl): Standard (set by user)
|
| 39 |
|
|
|
| 40 |
|
|
|
| 41 |
|
|
Starting Placer
|
| 42 |
|
|
|
| 43 |
|
|
Phase 1.1
|
| 44 |
|
|
Phase 1.1 (Checksum:98f7e1) REAL time: 5 secs
|
| 45 |
|
|
|
| 46 |
|
|
Phase 2.31
|
| 47 |
|
|
Phase 2.31 (Checksum:1312cfe) REAL time: 5 secs
|
| 48 |
|
|
|
| 49 |
|
|
Phase 3.2
|
| 50 |
|
|
.
|
| 51 |
|
|
|
| 52 |
|
|
|
| 53 |
|
|
Phase 3.2 (Checksum:1c9c37d) REAL time: 6 secs
|
| 54 |
|
|
|
| 55 |
|
|
Phase 4.3
|
| 56 |
|
|
Phase 4.3 (Checksum:26259fc) REAL time: 6 secs
|
| 57 |
|
|
|
| 58 |
|
|
Phase 5.5
|
| 59 |
|
|
Phase 5.5 (Checksum:2faf07b) REAL time: 6 secs
|
| 60 |
|
|
|
| 61 |
|
|
Phase 6.8
|
| 62 |
|
|
..................................................
|
| 63 |
|
|
Phase 6.8 (Checksum:a31fe2) REAL time: 14 secs
|
| 64 |
|
|
|
| 65 |
|
|
Phase 7.5
|
| 66 |
|
|
Phase 7.5 (Checksum:42c1d79) REAL time: 14 secs
|
| 67 |
|
|
|
| 68 |
|
|
Phase 8.18
|
| 69 |
|
|
Phase 8.18 (Checksum:4c4b3f8) REAL time: 20 secs
|
| 70 |
|
|
|
| 71 |
|
|
Phase 9.5
|
| 72 |
|
|
Phase 9.5 (Checksum:55d4a77) REAL time: 20 secs
|
| 73 |
|
|
|
| 74 |
|
|
Writing design to file yacc.ncd
|
| 75 |
|
|
|
| 76 |
|
|
|
| 77 |
|
|
Total REAL time to Placer completion: 21 secs
|
| 78 |
|
|
Total CPU time to Placer completion: 19 secs
|
| 79 |
|
|
|
| 80 |
|
|
Starting Router
|
| 81 |
|
|
|
| 82 |
|
|
Phase 1: 13677 unrouted; REAL time: 22 secs
|
| 83 |
|
|
|
| 84 |
|
|
Phase 2: 12767 unrouted; REAL time: 22 secs
|
| 85 |
|
|
|
| 86 |
|
|
Phase 3: 10350 unrouted; REAL time: 27 secs
|
| 87 |
|
|
|
| 88 |
|
|
Phase 4: 0 unrouted; REAL time: 2 mins 13 secs
|
| 89 |
|
|
|
| 90 |
|
|
|
| 91 |
|
|
Total REAL time to Router completion: 2 mins 13 secs
|
| 92 |
|
|
Total CPU time to Router completion: 1 mins 59 secs
|
| 93 |
|
|
|
| 94 |
|
|
Generating "PAR" statistics.
|
| 95 |
|
|
|
| 96 |
|
|
**************************
|
| 97 |
|
|
Generating Clock Report
|
| 98 |
|
|
**************************
|
| 99 |
|
|
|
| 100 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 101 |
|
|
| Clock Net | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
|
| 102 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 103 |
|
|
| clock_BUFGP | BUFGMUX0| No | 810 | 0.041 | 1.051 |
|
| 104 |
|
|
+---------------------+--------------+------+------+------------+-------------+
|
| 105 |
|
|
|
| 106 |
|
|
INFO:Par:340 -
|
| 107 |
|
|
The Delay report will not be generated when running non-timing driven PAR
|
| 108 |
|
|
with effort level Standard or Medium. If a delay report is required please do
|
| 109 |
|
|
one of the following: 1) use effort level High, 2) use the following
|
| 110 |
|
|
environment variable "XIL_PAR_GENERATE_DLY_REPORT", 3) create Timing
|
| 111 |
|
|
constraints for the design.
|
| 112 |
|
|
Generating Pad Report.
|
| 113 |
|
|
|
| 114 |
|
|
All signals are completely routed.
|
| 115 |
|
|
|
| 116 |
|
|
Total REAL time to PAR completion: 2 mins 18 secs
|
| 117 |
|
|
Total CPU time to PAR completion: 2 mins 2 secs
|
| 118 |
|
|
|
| 119 |
|
|
Peak Memory Usage: 104 MB
|
| 120 |
|
|
|
| 121 |
|
|
Placement: Completed - No errors found.
|
| 122 |
|
|
Routing: Completed - No errors found.
|
| 123 |
|
|
|
| 124 |
|
|
Number of error messages: 0
|
| 125 |
|
|
Number of warning messages: 0
|
| 126 |
|
|
Number of info messages: 1
|
| 127 |
|
|
|
| 128 |
|
|
Writing design to file yacc.ncd
|
| 129 |
|
|
|
| 130 |
|
|
|
| 131 |
|
|
|
| 132 |
|
|
PAR done!
|
