OpenCores
URL https://opencores.org/ocsvn/yacc/yacc/trunk

Subversion Repositories yacc

[/] [yacc/] [trunk/] [syn/] [xilinx/] [yacc.par_nlf] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tak.sugawa
Release 7.1i - netgen H.38
2
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
3
 
4
Command Line: netgen -intstyle ise -s 4 -pcf yacc.pcf -sdf_anno true -w -ofmt
5
verilog -sim yacc.ncd yacc_timesim.v
6
 
7
Read and Annotate design 'yacc.ncd' ...
8
Loading device for application Rf_Device from file '3s200.nph' in environment
9
E:/Xilinx7.1.
10
   "yacc" is an NCD, version 3.1, device xc3s200, package ft256, speed -4
11
Loading constraints from 'yacc.pcf'...
12
The speed grade (-4) differs from the speed grade specified in the .ncd file
13
(-4).
14
The number of routable networks is 3924
15
Flattening design ...
16
Processing design ...
17
  Preping design's networks ...
18
  Preping design's macros ...
19
Writing Verilog SDF file 'yacc_timesim.sdf' ...
20
Writing Verilog netlist file 'yacc_timesim.v' ...
21
INFO:NetListWriters:633 - The generated Verilog netlist contains Xilinx SIMPRIM
22
   simulation primitives and has to be used with SIMPRIM simulation library for
23
   correct compilation and simulation.
24
INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
25
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
26
   simulator compile and invocation commands in order to allow proper
27
   initialization of the design. If simulation is performed within Project
28
   Navigator, this will be taken care of automatically. For more information on
29
   compiling and performing Xilinx simulation, consult the online Synthesis and
30
   Verification Design Guide:
31
   http://support.xilinx.com/support/software_manuals.htm
32
Number of warnings: 0
33
Number of info messages: 2
34
Total memory usage is 124760 kilobytes

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.