1 |
2 |
dinesha |
/*
|
2 |
|
|
* SPDX-FileCopyrightText: 2020 Efabless Corporation
|
3 |
|
|
*
|
4 |
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
5 |
|
|
* you may not use this file except in compliance with the License.
|
6 |
|
|
* You may obtain a copy of the License at
|
7 |
|
|
*
|
8 |
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
9 |
|
|
*
|
10 |
|
|
* Unless required by applicable law or agreed to in writing, software
|
11 |
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
12 |
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
13 |
|
|
* See the License for the specific language governing permissions and
|
14 |
|
|
* limitations under the License.
|
15 |
|
|
* SPDX-License-Identifier: Apache-2.0
|
16 |
|
|
*/
|
17 |
|
|
|
18 |
|
|
// This include is relative to $CARAVEL_PATH (see Makefile)
|
19 |
|
|
#include "verilog/dv/caravel/defs.h"
|
20 |
|
|
#include "verilog/dv/caravel/stub.c"
|
21 |
|
|
|
22 |
|
|
/*
|
23 |
|
|
IO Test:
|
24 |
|
|
- Configures MPRJ lower 8-IO pins as outputs
|
25 |
|
|
- Observes counter value through the MPRJ lower 8 IO pins (in the testbench)
|
26 |
|
|
*/
|
27 |
|
|
|
28 |
|
|
void main()
|
29 |
|
|
{
|
30 |
|
|
/*
|
31 |
|
|
IO Control Registers
|
32 |
|
|
| DM | VTRIP | SLOW | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
|
33 |
|
|
| 3-bits | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit | 1-bit |
|
34 |
|
|
|
35 |
|
|
Output: 0000_0110_0000_1110 (0x1808) = GPIO_MODE_USER_STD_OUTPUT
|
36 |
|
|
| DM | VTRIP | SLOW | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
|
37 |
|
|
| 110 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|
38 |
|
|
|
39 |
|
|
|
40 |
|
|
Input: 0000_0001_0000_1111 (0x0402) = GPIO_MODE_USER_STD_INPUT_NOPULL
|
41 |
|
|
| DM | VTRIP | SLOW | AN_POL | AN_SEL | AN_EN | MOD_SEL | INP_DIS | HOLDH | OEB_N | MGMT_EN |
|
42 |
|
|
| 001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|
43 |
|
|
|
44 |
|
|
*/
|
45 |
|
|
|
46 |
|
|
/* Set up the housekeeping SPI to be connected internally so */
|
47 |
|
|
/* that external pin changes don't affect it. */
|
48 |
|
|
|
49 |
|
|
reg_spimaster_config = 0xa002; // Enable, prescaler = 2,
|
50 |
|
|
// connect to housekeeping SPI
|
51 |
|
|
|
52 |
|
|
// Connect the housekeeping SPI to the SPI master
|
53 |
|
|
// so that the CSB line is not left floating. This allows
|
54 |
|
|
// all of the GPIO pins to be used for user functions.
|
55 |
|
|
|
56 |
|
|
// Configure lower 8-IOs as user output
|
57 |
|
|
// Observe counter value in the testbench
|
58 |
|
|
reg_mprj_io_0 = GPIO_MODE_USER_STD_OUTPUT;
|
59 |
|
|
reg_mprj_io_1 = GPIO_MODE_USER_STD_OUTPUT;
|
60 |
|
|
reg_mprj_io_2 = GPIO_MODE_USER_STD_OUTPUT;
|
61 |
|
|
reg_mprj_io_3 = GPIO_MODE_USER_STD_OUTPUT;
|
62 |
|
|
reg_mprj_io_4 = GPIO_MODE_USER_STD_OUTPUT;
|
63 |
|
|
reg_mprj_io_5 = GPIO_MODE_USER_STD_OUTPUT;
|
64 |
|
|
reg_mprj_io_6 = GPIO_MODE_USER_STD_OUTPUT;
|
65 |
|
|
reg_mprj_io_7 = GPIO_MODE_USER_STD_OUTPUT;
|
66 |
|
|
|
67 |
|
|
/* Apply configuration */
|
68 |
|
|
reg_mprj_xfer = 1;
|
69 |
|
|
while (reg_mprj_xfer == 1);
|
70 |
|
|
|
71 |
|
|
}
|
72 |
|
|
|