Subversion Repositories z80control

/*

WARNING: Do NOT edit the input and output ports in this file in a text

editor if you plan to continue editing the block that represents it in

the Block Editor! File corruption is VERY likely to occur.

*/

/*

Copyright (C) 1991-2006 Altera Corporation

Your use of Altera Corporation's design tools, logic functions

and other software and tools, and its AMPP partner logic

functions, and any output files any of the foregoing

(including device programming or simulation files), and any

associated documentation or information are expressly subject

to the terms and conditions of the Altera Program License

Subscription Agreement, Altera MegaCore Function License

Agreement, or other applicable license agreement, including,

without limitation, that your use is for the sole purpose of

programming logic devices manufactured by Altera and sold by

Altera or its authorized distributors.  Please refer to the

applicable agreement for further details.

*/

(header "symbol" (version "1.1"))

(symbol

        (rect 0 0 160 64)

        (text "CLK_LOCK" (rect 4 -18 104 1)(font "Arial" (font_size 10)))

        (text "inst" (rect 8 45 31 60)(font "Arial" ))

        (port

                (pt 0 32)

                (input)

                (text "inclk" (rect 0 0 31 16)(font "Arial" (font_size 8)))

                (text "inclk" (rect 4 16 31 32)(font "Arial" (font_size 8)))

                (line (pt 0 32)(pt 72 32)(line_width 1))

        )

        (port

                (pt 160 32)

                (output)

                (text "outclk" (rect 0 0 41 16)(font "Arial" (font_size 8)))

                (text "outclk" (rect 122 16 157 32)(font "Arial" (font_size 8)))

                (line (pt 160 32)(pt 91 32)(line_width 1))

        )

        (drawing

                (text "clk" (rect 74 26 87 40)(font "Arial" ))

                (text "Global Clock" (rect 87 47 146 61)(font "Arial" ))

                (line (pt 72 17)(pt 72 47)(line_width 1))

                (line (pt 72 17)(pt 92 33)(line_width 1))

                (line (pt 72 47)(pt 92 31)(line_width 1))

                (line (pt 0 0)(pt 161 0)(line_width 1))

                (line (pt 161 0)(pt 161 65)(line_width 1))

                (line (pt 0 65)(pt 161 65)(line_width 1))

                (line (pt 0 0)(pt 0 65)(line_width 1))

        )

)