1 |
12 |
tylerapohl |
//Legal Notice: (C)2006 Altera Corporation. All rights reserved. Your
|
2 |
|
|
//use of Altera Corporation's design tools, logic functions and other
|
3 |
|
|
//software and tools, and its AMPP partner logic functions, and any
|
4 |
|
|
//output files any of the foregoing (including device programming or
|
5 |
|
|
//simulation files), and any associated documentation or information are
|
6 |
|
|
//expressly subject to the terms and conditions of the Altera Program
|
7 |
|
|
//License Subscription Agreement or other applicable license agreement,
|
8 |
|
|
//including, without limitation, that your use is for the sole purpose
|
9 |
|
|
//of programming logic devices manufactured by Altera and sold by Altera
|
10 |
|
|
//or its authorized distributors. Please refer to the applicable
|
11 |
|
|
//agreement for further details.
|
12 |
|
|
|
13 |
|
|
|
14 |
|
|
// ============================================================
|
15 |
|
|
// File Name: VGA_Audio_PLL.v
|
16 |
|
|
// Megafunction Name(s):
|
17 |
|
|
// altpll
|
18 |
|
|
// ============================================================
|
19 |
|
|
// ************************************************************
|
20 |
|
|
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
21 |
|
|
//
|
22 |
|
|
// 5.1 Build 176 10/26/2005 SJ Full Version
|
23 |
|
|
// ************************************************************
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
//Copyright (C) 1991-2005 Altera Corporation
|
27 |
|
|
//Your use of Altera Corporation's design tools, logic functions
|
28 |
|
|
//and other software and tools, and its AMPP partner logic
|
29 |
|
|
//functions, and any output files any of the foregoing
|
30 |
|
|
//(including device programming or simulation files), and any
|
31 |
|
|
//associated documentation or information are expressly subject
|
32 |
|
|
//to the terms and conditions of the Altera Program License
|
33 |
|
|
//Subscription Agreement, Altera MegaCore Function License
|
34 |
|
|
//Agreement, or other applicable license agreement, including,
|
35 |
|
|
//without limitation, that your use is for the sole purpose of
|
36 |
|
|
//programming logic devices manufactured by Altera and sold by
|
37 |
|
|
//Altera or its authorized distributors. Please refer to the
|
38 |
|
|
//applicable agreement for further details.
|
39 |
|
|
|
40 |
|
|
|
41 |
|
|
// synopsys translate_off
|
42 |
|
|
`timescale 1 ps / 1 ps
|
43 |
|
|
// synopsys translate_on
|
44 |
|
|
module VGA_Audio_PLL (
|
45 |
|
|
areset,
|
46 |
|
|
inclk0,
|
47 |
|
|
c0,
|
48 |
|
|
c1);
|
49 |
|
|
|
50 |
|
|
input areset;
|
51 |
|
|
input inclk0;
|
52 |
|
|
output c0;
|
53 |
|
|
output c1;
|
54 |
|
|
|
55 |
|
|
wire [5:0] sub_wire0;
|
56 |
|
|
wire [0:0] sub_wire5 = 1'h0;
|
57 |
|
|
wire [1:1] sub_wire2 = sub_wire0[1:1];
|
58 |
|
|
wire [0:0] sub_wire1 = sub_wire0[0:0];
|
59 |
|
|
wire c0 = sub_wire1;
|
60 |
|
|
wire c1 = sub_wire2;
|
61 |
|
|
wire sub_wire3 = inclk0;
|
62 |
|
|
wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};
|
63 |
|
|
|
64 |
|
|
altpll altpll_component (
|
65 |
|
|
.inclk (sub_wire4),
|
66 |
|
|
.areset (areset),
|
67 |
|
|
.clk (sub_wire0)
|
68 |
|
|
// synopsys translate_off
|
69 |
|
|
,
|
70 |
|
|
.scanclk (),
|
71 |
|
|
.pllena (),
|
72 |
|
|
.sclkout1 (),
|
73 |
|
|
.sclkout0 (),
|
74 |
|
|
.fbin (),
|
75 |
|
|
.scandone (),
|
76 |
|
|
.clkloss (),
|
77 |
|
|
.extclk (),
|
78 |
|
|
.clkswitch (),
|
79 |
|
|
.pfdena (),
|
80 |
|
|
.scanaclr (),
|
81 |
|
|
.clkena (),
|
82 |
|
|
.clkbad (),
|
83 |
|
|
.scandata (),
|
84 |
|
|
.enable1 (),
|
85 |
|
|
.scandataout (),
|
86 |
|
|
.extclkena (),
|
87 |
|
|
.enable0 (),
|
88 |
|
|
.scanwrite (),
|
89 |
|
|
.locked (),
|
90 |
|
|
.activeclock (),
|
91 |
|
|
.scanread ()
|
92 |
|
|
// synopsys translate_on
|
93 |
|
|
);
|
94 |
|
|
defparam
|
95 |
|
|
altpll_component.clk0_divide_by = 15,
|
96 |
|
|
altpll_component.clk0_duty_cycle = 50,
|
97 |
|
|
altpll_component.clk0_multiply_by = 14,
|
98 |
|
|
altpll_component.clk0_phase_shift = "0",
|
99 |
|
|
altpll_component.clk1_divide_by = 3,
|
100 |
|
|
altpll_component.clk1_duty_cycle = 50,
|
101 |
|
|
altpll_component.clk1_multiply_by = 2,
|
102 |
|
|
altpll_component.clk1_phase_shift = "0",
|
103 |
|
|
altpll_component.compensate_clock = "CLK0",
|
104 |
|
|
altpll_component.inclk0_input_frequency = 37037,
|
105 |
|
|
altpll_component.intended_device_family = "Cyclone II",
|
106 |
|
|
altpll_component.lpm_type = "altpll",
|
107 |
|
|
altpll_component.operation_mode = "NORMAL",
|
108 |
|
|
altpll_component.pll_type = "FAST";
|
109 |
|
|
|
110 |
|
|
|
111 |
|
|
endmodule
|
112 |
|
|
|
113 |
|
|
// ============================================================
|
114 |
|
|
// CNX file retrieval info
|
115 |
|
|
// ============================================================
|
116 |
|
|
// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
|
117 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
|
118 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "0"
|
119 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
|
120 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
|
121 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
|
122 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_USE_CUSTOM STRING "0"
|
123 |
|
|
// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
|
124 |
|
|
// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
|
125 |
|
|
// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
|
126 |
|
|
// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "1"
|
127 |
|
|
// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
|
128 |
|
|
// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
|
129 |
|
|
// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
|
130 |
|
|
// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
|
131 |
|
|
// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0"
|
132 |
|
|
// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
|
133 |
|
|
// Retrieval info: PRIVATE: DEV_FAMILY STRING "Cyclone II"
|
134 |
|
|
// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"
|
135 |
|
|
// Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "6"
|
136 |
|
|
// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"
|
137 |
|
|
// Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000"
|
138 |
|
|
// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
|
139 |
|
|
// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
|
140 |
|
|
// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "1"
|
141 |
|
|
// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
|
142 |
|
|
// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
|
143 |
|
|
// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
|
144 |
|
|
// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "27.000"
|
145 |
|
|
// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
|
146 |
|
|
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "27.000"
|
147 |
|
|
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
|
148 |
|
|
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
|
149 |
|
|
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
|
150 |
|
|
// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
|
151 |
|
|
// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"
|
152 |
|
|
// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
|
153 |
|
|
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
|
154 |
|
|
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
|
155 |
|
|
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg"
|
156 |
|
|
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg"
|
157 |
|
|
// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0"
|
158 |
|
|
// Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0"
|
159 |
|
|
// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"
|
160 |
|
|
// Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "5"
|
161 |
|
|
// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
|
162 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "25.200"
|
163 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "18.000"
|
164 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1"
|
165 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ_MOCII_Starter STRING "1"
|
166 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"
|
167 |
|
|
// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz"
|
168 |
|
|
// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
|
169 |
|
|
// Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000"
|
170 |
|
|
// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg"
|
171 |
|
|
// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg"
|
172 |
|
|
// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
|
173 |
|
|
// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
|
174 |
|
|
// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
|
175 |
|
|
// Retrieval info: PRIVATE: PLL_ENA_CHECK STRING "0"
|
176 |
|
|
// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
|
177 |
|
|
// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
|
178 |
|
|
// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
|
179 |
|
|
// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
|
180 |
|
|
// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
|
181 |
|
|
// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
|
182 |
|
|
// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
|
183 |
|
|
// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "0"
|
184 |
|
|
// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
|
185 |
|
|
// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
|
186 |
|
|
// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
|
187 |
|
|
// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
|
188 |
|
|
// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
|
189 |
|
|
// Retrieval info: PRIVATE: SPREAD_USE STRING "0"
|
190 |
|
|
// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
|
191 |
|
|
// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"
|
192 |
|
|
// Retrieval info: PRIVATE: STICKY_CLK1 STRING "1"
|
193 |
|
|
// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
|
194 |
|
|
// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
|
195 |
|
|
// Retrieval info: PRIVATE: USE_CLK0 STRING "1"
|
196 |
|
|
// Retrieval info: PRIVATE: USE_CLK1 STRING "1"
|
197 |
|
|
// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0"
|
198 |
|
|
// Retrieval info: PRIVATE: USE_CLKENA1 STRING "0"
|
199 |
|
|
// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
|
200 |
|
|
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
201 |
|
|
// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "15"
|
202 |
|
|
// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
|
203 |
|
|
// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "14"
|
204 |
|
|
// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
|
205 |
|
|
// Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "3"
|
206 |
|
|
// Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50"
|
207 |
|
|
// Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "2"
|
208 |
|
|
// Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0"
|
209 |
|
|
// Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
|
210 |
|
|
// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "37037"
|
211 |
|
|
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
|
212 |
|
|
// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
|
213 |
|
|
// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
|
214 |
|
|
// Retrieval info: CONSTANT: PLL_TYPE STRING "FAST"
|
215 |
|
|
// Retrieval info: USED_PORT: @clk 0 0 6 0 OUTPUT VCC "@clk[5..0]"
|
216 |
|
|
// Retrieval info: USED_PORT: @extclk 0 0 4 0 OUTPUT VCC "@extclk[3..0]"
|
217 |
|
|
// Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
|
218 |
|
|
// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT VCC "c0"
|
219 |
|
|
// Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT VCC "c1"
|
220 |
|
|
// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT GND "inclk0"
|
221 |
|
|
// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
|
222 |
|
|
// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
|
223 |
|
|
// Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1
|
224 |
|
|
// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
|
225 |
|
|
// Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
|
226 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL.v TRUE FALSE
|
227 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL.inc FALSE FALSE
|
228 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL.cmp FALSE FALSE
|
229 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL.bsf FALSE FALSE
|
230 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL_inst.v FALSE FALSE
|
231 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL_bb.v FALSE FALSE
|
232 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL_waveforms.html TRUE FALSE
|
233 |
|
|
// Retrieval info: GEN_FILE: TYPE_NORMAL VGA_Audio_PLL_wave*.jpg FALSE FALSE
|