URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7.1a/] [S3E/] [memoryCores/] [_xmsgs/] [pn_parser.xmsgs] - Blame information for rev 42










 

Parsing VHDL file "E:/FPGA Projetos/Z80SoC/V0.7.1/S3E/memoryCores/tmp/_cg/rom.vhd" into library work

 

 

Line No.	Rev	Author	Line
1	41	rrred
2
3
4
5
6
7
8
9
10
11			`Parsing VHDL file "E:/FPGA Projetos/Z80SoC/V0.7.1/S3E/memoryCores/tmp/_cg/rom.vhd" into library work`
12
13
14
15