OpenCores
URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7.1a/] [S3E/] [memoryCores/] [rom.log] - Blame information for rev 42

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 rrred
Welcome to Xilinx CORE Generator.
2
Help system initialized.
3
Wrote file for project 'rom'.
4
Wrote file for project 'rom'.
5
Customize and Generate
6
Customizing IP...
7
Release 12.3 - Xilinx CORE Generator IP GUI Launcher M.70d (nt)
8
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
9
Initializing IP model...
10
Finished initialising IP model.
11
Finished Customizing.
12
Generating IP...
13
XST: HDL Compilation
14
XST: Design Hierarchy Analysis
15
XST: HDL Analysis
16
XST: HDL Synthesis
17
XST: Advanced HDL Synthesis
18
XST: Low Level Synthesis
19
Generating Implementation files.
20
Generating NGC file.
21
Finished Generation Stage.
22
Generating IP instantiation template...
23
Generating the VHDL instantiation template.
24
Finished generating IP instantiation template.
25
Generating metadata file...
26
Finished generating metadata file.
27
Generating metadata file...
28
Finished generating metadata file.
29
Generating ISE file...
30
Finished ISE file generation.
31
Generating FLIST file...
32
Finished FLIST file generation.
33
Preparing output directory...
34
Finished preparing output directory.
35
Launching readme viewer...
36
Launched readme viewer.
37
Moving files to output directory...
38
Finished moving files to output directory
39
Saved options for project 'rom'.
40
View Readme File
41
Launching readme viewer...
42
Launched readme viewer.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.