1 |
41 |
rrred |
##############################################################
|
2 |
|
|
#
|
3 |
|
|
# Xilinx Core Generator version 12.3
|
4 |
|
|
# Date: Mon Nov 08 01:41:52 2010
|
5 |
|
|
#
|
6 |
|
|
##############################################################
|
7 |
|
|
#
|
8 |
|
|
# This file contains the customisation parameters for a
|
9 |
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
10 |
|
|
# that you do not manually alter this file as it may cause
|
11 |
|
|
# unexpected and unsupported behavior.
|
12 |
|
|
#
|
13 |
|
|
##############################################################
|
14 |
|
|
#
|
15 |
|
|
# BEGIN Project Options
|
16 |
|
|
SET addpads = false
|
17 |
|
|
SET asysymbol = true
|
18 |
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
19 |
|
|
SET createndf = false
|
20 |
|
|
SET designentry = VHDL
|
21 |
|
|
SET device = xc3s500e
|
22 |
|
|
SET devicefamily = spartan3e
|
23 |
|
|
SET flowvendor = Other
|
24 |
|
|
SET formalverification = false
|
25 |
|
|
SET foundationsym = false
|
26 |
|
|
SET implementationfiletype = Ngc
|
27 |
|
|
SET package = fg320
|
28 |
|
|
SET removerpms = false
|
29 |
|
|
SET simulationfiles = Behavioral
|
30 |
|
|
SET speedgrade = -4
|
31 |
|
|
SET verilogsim = false
|
32 |
|
|
SET vhdlsim = true
|
33 |
|
|
# END Project Options
|
34 |
|
|
# BEGIN Select
|
35 |
|
|
SELECT Block_Memory_Generator family Xilinx,_Inc. 4.3
|
36 |
|
|
# END Select
|
37 |
|
|
# BEGIN Parameters
|
38 |
|
|
CSET additional_inputs_for_power_estimation=false
|
39 |
|
|
CSET algorithm=Minimum_Area
|
40 |
|
|
CSET assume_synchronous_clk=false
|
41 |
|
|
CSET byte_size=9
|
42 |
|
|
CSET coe_file="E:\FPGA Projetos\Z80SoC\V0.7.1\rom\rom8k.coe"
|
43 |
|
|
CSET collision_warnings=ALL
|
44 |
|
|
CSET component_name=rom8k
|
45 |
|
|
CSET disable_collision_warnings=false
|
46 |
|
|
CSET disable_out_of_range_warnings=false
|
47 |
|
|
CSET ecc=false
|
48 |
|
|
CSET ecctype=No_ECC
|
49 |
|
|
CSET enable_a=Always_Enabled
|
50 |
|
|
CSET enable_b=Always_Enabled
|
51 |
|
|
CSET error_injection_type=Single_Bit_Error_Injection
|
52 |
|
|
CSET fill_remaining_memory_locations=false
|
53 |
|
|
CSET load_init_file=true
|
54 |
|
|
CSET memory_type=Single_Port_ROM
|
55 |
|
|
CSET operating_mode_a=WRITE_FIRST
|
56 |
|
|
CSET operating_mode_b=WRITE_FIRST
|
57 |
|
|
CSET output_reset_value_a=0
|
58 |
|
|
CSET output_reset_value_b=0
|
59 |
|
|
CSET pipeline_stages=0
|
60 |
|
|
CSET port_a_clock=100
|
61 |
|
|
CSET port_a_enable_rate=100
|
62 |
|
|
CSET port_a_write_rate=0
|
63 |
|
|
CSET port_b_clock=0
|
64 |
|
|
CSET port_b_enable_rate=0
|
65 |
|
|
CSET port_b_write_rate=0
|
66 |
|
|
CSET primitive=8kx2
|
67 |
|
|
CSET read_width_a=8
|
68 |
|
|
CSET read_width_b=8
|
69 |
|
|
CSET register_porta_input_of_softecc=false
|
70 |
|
|
CSET register_porta_output_of_memory_core=false
|
71 |
|
|
CSET register_porta_output_of_memory_primitives=false
|
72 |
|
|
CSET register_portb_output_of_memory_core=false
|
73 |
|
|
CSET register_portb_output_of_memory_primitives=false
|
74 |
|
|
CSET register_portb_output_of_softecc=false
|
75 |
|
|
CSET remaining_memory_locations=0
|
76 |
|
|
CSET reset_memory_latch_a=false
|
77 |
|
|
CSET reset_memory_latch_b=false
|
78 |
|
|
CSET reset_priority_a=CE
|
79 |
|
|
CSET reset_priority_b=CE
|
80 |
|
|
CSET reset_type=SYNC
|
81 |
|
|
CSET softecc=false
|
82 |
|
|
CSET use_byte_write_enable=false
|
83 |
|
|
CSET use_error_injection_pins=false
|
84 |
|
|
CSET use_regcea_pin=false
|
85 |
|
|
CSET use_regceb_pin=false
|
86 |
|
|
CSET use_rsta_pin=false
|
87 |
|
|
CSET use_rstb_pin=false
|
88 |
|
|
CSET write_depth_a=8192
|
89 |
|
|
CSET write_width_a=8
|
90 |
|
|
CSET write_width_b=8
|
91 |
|
|
# END Parameters
|
92 |
|
|
GENERATE
|
93 |
|
|
# CRC: 100b5c3e
|