| 1 |
46 |
rrred |
Analysis & Synthesis report for 073DE2115d
|
| 2 |
|
|
Fri Jun 17 12:40:28 2016
|
| 3 |
|
|
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Analysis & Synthesis Summary
|
| 11 |
|
|
3. Analysis & Synthesis Settings
|
| 12 |
|
|
4. Parallel Compilation
|
| 13 |
|
|
5. Analysis & Synthesis Source Files Read
|
| 14 |
|
|
6. Analysis & Synthesis Resource Usage Summary
|
| 15 |
|
|
7. Analysis & Synthesis Resource Utilization by Entity
|
| 16 |
|
|
8. Analysis & Synthesis RAM Summary
|
| 17 |
|
|
9. Analysis & Synthesis IP Cores Summary
|
| 18 |
|
|
10. State Machine - |Z80SOC|LCD:lcd_inst|next_command
|
| 19 |
|
|
11. State Machine - |Z80SOC|LCD:lcd_inst|state
|
| 20 |
|
|
12. User-Specified and Inferred Latches
|
| 21 |
|
|
13. Registers Removed During Synthesis
|
| 22 |
|
|
14. Removed Registers Triggering Further Register Optimizations
|
| 23 |
|
|
15. General Register Statistics
|
| 24 |
|
|
16. Inverted Register Statistics
|
| 25 |
|
|
17. Multiplexer Restructuring Statistics (Restructuring Performed)
|
| 26 |
|
|
18. Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_oal1:auto_generated
|
| 27 |
|
|
19. Source assignments for charram:cram|altsyncram:altsyncram_component|altsyncram_l4o1:auto_generated
|
| 28 |
|
|
20. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated
|
| 29 |
|
|
21. Parameter Settings for User Entity Instance: T80se:z80_inst
|
| 30 |
|
|
22. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0
|
| 31 |
|
|
23. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_MCode:mcode
|
| 32 |
|
|
24. Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_ALU:alu
|
| 33 |
|
|
25. Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component
|
| 34 |
|
|
26. Parameter Settings for User Entity Instance: charram:cram|altsyncram:altsyncram_component
|
| 35 |
|
|
27. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
|
| 36 |
|
|
28. altsyncram Parameter Settings by Entity Instance
|
| 37 |
|
|
29. Port Connectivity Checks: "LCD:lcd_inst"
|
| 38 |
|
|
30. Port Connectivity Checks: "clk_div:clkdiv_inst"
|
| 39 |
|
|
31. Port Connectivity Checks: "video:video_inst|VGA_SYNC:vga_sync_inst"
|
| 40 |
|
|
32. Port Connectivity Checks: "video:video_inst"
|
| 41 |
|
|
33. Port Connectivity Checks: "T80se:z80_inst|T80:u0"
|
| 42 |
|
|
34. Port Connectivity Checks: "T80se:z80_inst"
|
| 43 |
|
|
35. Elapsed Time Per Partition
|
| 44 |
|
|
36. Analysis & Synthesis Messages
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
|
| 48 |
|
|
----------------
|
| 49 |
|
|
; Legal Notice ;
|
| 50 |
|
|
----------------
|
| 51 |
|
|
Copyright (C) 1991-2013 Altera Corporation
|
| 52 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 53 |
|
|
and other software and tools, and its AMPP partner logic
|
| 54 |
|
|
functions, and any output files from any of the foregoing
|
| 55 |
|
|
(including device programming or simulation files), and any
|
| 56 |
|
|
associated documentation or information are expressly subject
|
| 57 |
|
|
to the terms and conditions of the Altera Program License
|
| 58 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 59 |
|
|
Agreement, or other applicable license agreement, including,
|
| 60 |
|
|
without limitation, that your use is for the sole purpose of
|
| 61 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 62 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 63 |
|
|
applicable agreement for further details.
|
| 64 |
|
|
|
| 65 |
|
|
|
| 66 |
|
|
|
| 67 |
|
|
+--------------------------------------------------------------------------------------+
|
| 68 |
|
|
; Analysis & Synthesis Summary ;
|
| 69 |
|
|
+------------------------------------+-------------------------------------------------+
|
| 70 |
|
|
; Analysis & Synthesis Status ; Successful - Fri Jun 17 12:40:27 2016 ;
|
| 71 |
|
|
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
| 72 |
|
|
; Revision Name ; 073DE2115d ;
|
| 73 |
|
|
; Top-level Entity Name ; Z80SOC ;
|
| 74 |
|
|
; Family ; Cyclone IV E ;
|
| 75 |
|
|
; Total logic elements ; 3,333 ;
|
| 76 |
|
|
; Total combinational functions ; 3,083 ;
|
| 77 |
|
|
; Dedicated logic registers ; 625 ;
|
| 78 |
|
|
; Total registers ; 625 ;
|
| 79 |
|
|
; Total pins ; 303 ;
|
| 80 |
|
|
; Total virtual pins ; 0 ;
|
| 81 |
|
|
; Total memory bits ; 196,600 ;
|
| 82 |
|
|
; Embedded Multiplier 9-bit elements ; 0 ;
|
| 83 |
|
|
; Total PLLs ; 0 ;
|
| 84 |
|
|
+------------------------------------+-------------------------------------------------+
|
| 85 |
|
|
|
| 86 |
|
|
|
| 87 |
|
|
+----------------------------------------------------------------------------------------------------------------------+
|
| 88 |
|
|
; Analysis & Synthesis Settings ;
|
| 89 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 90 |
|
|
; Option ; Setting ; Default Value ;
|
| 91 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 92 |
|
|
; Device ; EP4CE115F29C7 ; ;
|
| 93 |
|
|
; Top-level entity name ; Z80SOC ; 073DE2115d ;
|
| 94 |
|
|
; Family name ; Cyclone IV E ; Cyclone IV GX ;
|
| 95 |
|
|
; Use smart compilation ; On ; Off ;
|
| 96 |
|
|
; Auto Shift Register Replacement ; Off ; Auto ;
|
| 97 |
|
|
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
| 98 |
|
|
; Enable compact report table ; Off ; Off ;
|
| 99 |
|
|
; Restructure Multiplexers ; Auto ; Auto ;
|
| 100 |
|
|
; Create Debugging Nodes for IP Cores ; Off ; Off ;
|
| 101 |
|
|
; Preserve fewer node names ; On ; On ;
|
| 102 |
|
|
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
|
| 103 |
|
|
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
|
| 104 |
|
|
; VHDL Version ; VHDL_1993 ; VHDL_1993 ;
|
| 105 |
|
|
; State Machine Processing ; Auto ; Auto ;
|
| 106 |
|
|
; Safe State Machine ; Off ; Off ;
|
| 107 |
|
|
; Extract Verilog State Machines ; On ; On ;
|
| 108 |
|
|
; Extract VHDL State Machines ; On ; On ;
|
| 109 |
|
|
; Ignore Verilog initial constructs ; Off ; Off ;
|
| 110 |
|
|
; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
|
| 111 |
|
|
; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
|
| 112 |
|
|
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
|
| 113 |
|
|
; Infer RAMs from Raw Logic ; On ; On ;
|
| 114 |
|
|
; Parallel Synthesis ; On ; On ;
|
| 115 |
|
|
; DSP Block Balancing ; Auto ; Auto ;
|
| 116 |
|
|
; NOT Gate Push-Back ; On ; On ;
|
| 117 |
|
|
; Power-Up Don't Care ; On ; On ;
|
| 118 |
|
|
; Remove Redundant Logic Cells ; Off ; Off ;
|
| 119 |
|
|
; Remove Duplicate Registers ; On ; On ;
|
| 120 |
|
|
; Ignore CARRY Buffers ; Off ; Off ;
|
| 121 |
|
|
; Ignore CASCADE Buffers ; Off ; Off ;
|
| 122 |
|
|
; Ignore GLOBAL Buffers ; Off ; Off ;
|
| 123 |
|
|
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
|
| 124 |
|
|
; Ignore LCELL Buffers ; Off ; Off ;
|
| 125 |
|
|
; Ignore SOFT Buffers ; On ; On ;
|
| 126 |
|
|
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
|
| 127 |
|
|
; Optimization Technique ; Balanced ; Balanced ;
|
| 128 |
|
|
; Carry Chain Length ; 70 ; 70 ;
|
| 129 |
|
|
; Auto Carry Chains ; On ; On ;
|
| 130 |
|
|
; Auto Open-Drain Pins ; On ; On ;
|
| 131 |
|
|
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
|
| 132 |
|
|
; Auto ROM Replacement ; On ; On ;
|
| 133 |
|
|
; Auto RAM Replacement ; On ; On ;
|
| 134 |
|
|
; Auto DSP Block Replacement ; On ; On ;
|
| 135 |
|
|
; Allow Shift Register Merging across Hierarchies ; Auto ; Auto ;
|
| 136 |
|
|
; Auto Clock Enable Replacement ; On ; On ;
|
| 137 |
|
|
; Strict RAM Replacement ; Off ; Off ;
|
| 138 |
|
|
; Allow Synchronous Control Signals ; On ; On ;
|
| 139 |
|
|
; Force Use of Synchronous Clear Signals ; Off ; Off ;
|
| 140 |
|
|
; Auto RAM Block Balancing ; On ; On ;
|
| 141 |
|
|
; Auto RAM to Logic Cell Conversion ; Off ; Off ;
|
| 142 |
|
|
; Auto Resource Sharing ; Off ; Off ;
|
| 143 |
|
|
; Allow Any RAM Size For Recognition ; Off ; Off ;
|
| 144 |
|
|
; Allow Any ROM Size For Recognition ; Off ; Off ;
|
| 145 |
|
|
; Allow Any Shift Register Size For Recognition ; Off ; Off ;
|
| 146 |
|
|
; Use LogicLock Constraints during Resource Balancing ; On ; On ;
|
| 147 |
|
|
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
|
| 148 |
|
|
; Timing-Driven Synthesis ; On ; On ;
|
| 149 |
|
|
; Report Parameter Settings ; On ; On ;
|
| 150 |
|
|
; Report Source Assignments ; On ; On ;
|
| 151 |
|
|
; Report Connectivity Checks ; On ; On ;
|
| 152 |
|
|
; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
|
| 153 |
|
|
; Synchronization Register Chain Length ; 2 ; 2 ;
|
| 154 |
|
|
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
| 155 |
|
|
; HDL message level ; Level2 ; Level2 ;
|
| 156 |
|
|
; Suppress Register Optimization Related Messages ; Off ; Off ;
|
| 157 |
|
|
; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ;
|
| 158 |
|
|
; Number of Swept Nodes Reported in Synthesis Report ; 5000 ; 5000 ;
|
| 159 |
|
|
; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
|
| 160 |
|
|
; Clock MUX Protection ; On ; On ;
|
| 161 |
|
|
; Auto Gated Clock Conversion ; Off ; Off ;
|
| 162 |
|
|
; Block Design Naming ; Auto ; Auto ;
|
| 163 |
|
|
; SDC constraint protection ; Off ; Off ;
|
| 164 |
|
|
; Synthesis Effort ; Auto ; Auto ;
|
| 165 |
|
|
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ;
|
| 166 |
|
|
; Pre-Mapping Resynthesis Optimization ; Off ; Off ;
|
| 167 |
|
|
; Analysis & Synthesis Message Level ; Medium ; Medium ;
|
| 168 |
|
|
; Disable Register Merging Across Hierarchies ; Auto ; Auto ;
|
| 169 |
|
|
; Resource Aware Inference For Block RAM ; On ; On ;
|
| 170 |
|
|
; Synthesis Seed ; 1 ; 1 ;
|
| 171 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 172 |
|
|
|
| 173 |
|
|
|
| 174 |
|
|
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
|
| 175 |
|
|
+-------------------------------------+
|
| 176 |
|
|
; Parallel Compilation ;
|
| 177 |
|
|
+----------------------------+--------+
|
| 178 |
|
|
; Processors ; Number ;
|
| 179 |
|
|
+----------------------------+--------+
|
| 180 |
|
|
; Number detected on machine ; 2 ;
|
| 181 |
|
|
; Maximum allowed ; 1 ;
|
| 182 |
|
|
+----------------------------+--------+
|
| 183 |
|
|
|
| 184 |
|
|
|
| 185 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 186 |
|
|
; Analysis & Synthesis Source Files Read ;
|
| 187 |
|
|
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
|
| 188 |
|
|
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; Library ;
|
| 189 |
|
|
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
|
| 190 |
|
|
; memoryCores/vram.vhd ; yes ; User Wizard-Generated File ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/vram.vhd ; ;
|
| 191 |
|
|
; memoryCores/charram.vhd ; yes ; User Wizard-Generated File ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/charram.vhd ; ;
|
| 192 |
|
|
; vhdl/lcd.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/lcd.vhd ; ;
|
| 193 |
|
|
; memoryCores/rom.vhd ; yes ; User Wizard-Generated File ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/rom.vhd ; ;
|
| 194 |
|
|
; vhdl/keyboard.VHD ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/keyboard.VHD ; ;
|
| 195 |
|
|
; vhdl/ps2bkd.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/ps2bkd.vhd ; ;
|
| 196 |
|
|
; vhdl/T80.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80.vhd ; ;
|
| 197 |
|
|
; vhdl/T80_ALU.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80_ALU.vhd ; ;
|
| 198 |
|
|
; vhdl/T80_MCode.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80_MCode.vhd ; ;
|
| 199 |
|
|
; vhdl/T80_Pack.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80_Pack.vhd ; ;
|
| 200 |
|
|
; vhdl/T80_Reg.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80_Reg.vhd ; ;
|
| 201 |
|
|
; vhdl/T80se.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/T80se.vhd ; ;
|
| 202 |
|
|
; vhdl/video.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/video.vhd ; ;
|
| 203 |
|
|
; vhdl/clk_div.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/clk_div.vhd ; ;
|
| 204 |
|
|
; vhdl/decoder_7seg.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/decoder_7seg.vhd ; ;
|
| 205 |
|
|
; vhdl/z80soc.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/z80soc.vhd ; ;
|
| 206 |
|
|
; vhdl/vga_sync.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/vga_sync.vhd ; ;
|
| 207 |
|
|
; vhdl/z80soc_pack.vhd ; yes ; User VHDL File ; F:/z80soc-local/hw/0.7.3/DE2115/vhdl/z80soc_pack.vhd ; ;
|
| 208 |
|
|
; altsyncram.tdf ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf ; ;
|
| 209 |
|
|
; stratix_ram_block.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ; ;
|
| 210 |
|
|
; lpm_mux.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc ; ;
|
| 211 |
|
|
; lpm_decode.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc ; ;
|
| 212 |
|
|
; aglobal130.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc ; ;
|
| 213 |
|
|
; a_rdenreg.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc ; ;
|
| 214 |
|
|
; altrom.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc ; ;
|
| 215 |
|
|
; altram.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc ; ;
|
| 216 |
|
|
; altdpram.inc ; yes ; Megafunction ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc ; ;
|
| 217 |
|
|
; db/altsyncram_oal1.tdf ; yes ; Auto-Generated Megafunction ; F:/z80soc-local/hw/0.7.3/DE2115/db/altsyncram_oal1.tdf ; ;
|
| 218 |
|
|
; db/altsyncram_l4o1.tdf ; yes ; Auto-Generated Megafunction ; F:/z80soc-local/hw/0.7.3/DE2115/db/altsyncram_l4o1.tdf ; ;
|
| 219 |
|
|
; romdata/lat9-08.mif ; yes ; Auto-Found Memory Initialization File ; F:/z80soc-local/hw/0.7.3/DE2115/romdata/lat9-08.mif ; ;
|
| 220 |
|
|
; db/altsyncram_f0a1.tdf ; yes ; Auto-Generated Megafunction ; F:/z80soc-local/hw/0.7.3/DE2115/db/altsyncram_f0a1.tdf ; ;
|
| 221 |
|
|
; /z80soc-local/hw/0.7.3/romdata/rom.hex ; yes ; Auto-Found Memory Initialization File ; /z80soc-local/hw/0.7.3/romdata/rom.hex ; ;
|
| 222 |
|
|
; db/decode_c8a.tdf ; yes ; Auto-Generated Megafunction ; F:/z80soc-local/hw/0.7.3/DE2115/db/decode_c8a.tdf ; ;
|
| 223 |
|
|
; db/mux_3nb.tdf ; yes ; Auto-Generated Megafunction ; F:/z80soc-local/hw/0.7.3/DE2115/db/mux_3nb.tdf ; ;
|
| 224 |
|
|
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
|
| 225 |
|
|
|
| 226 |
|
|
|
| 227 |
|
|
+-------------------------------------------------------+
|
| 228 |
|
|
; Analysis & Synthesis Resource Usage Summary ;
|
| 229 |
|
|
+---------------------------------------------+---------+
|
| 230 |
|
|
; Resource ; Usage ;
|
| 231 |
|
|
+---------------------------------------------+---------+
|
| 232 |
|
|
; Estimated Total logic elements ; 3,333 ;
|
| 233 |
|
|
; ; ;
|
| 234 |
|
|
; Total combinational functions ; 3083 ;
|
| 235 |
|
|
; Logic element usage by number of LUT inputs ; ;
|
| 236 |
|
|
; -- 4 input functions ; 1985 ;
|
| 237 |
|
|
; -- 3 input functions ; 777 ;
|
| 238 |
|
|
; -- <=2 input functions ; 321 ;
|
| 239 |
|
|
; ; ;
|
| 240 |
|
|
; Logic elements by mode ; ;
|
| 241 |
|
|
; -- normal mode ; 2874 ;
|
| 242 |
|
|
; -- arithmetic mode ; 209 ;
|
| 243 |
|
|
; ; ;
|
| 244 |
|
|
; Total registers ; 625 ;
|
| 245 |
|
|
; -- Dedicated logic registers ; 625 ;
|
| 246 |
|
|
; -- I/O registers ; 0 ;
|
| 247 |
|
|
; ; ;
|
| 248 |
|
|
; I/O pins ; 303 ;
|
| 249 |
|
|
; Total memory bits ; 196600 ;
|
| 250 |
|
|
; Embedded Multiplier 9-bit elements ; 0 ;
|
| 251 |
|
|
; Maximum fan-out node ; Clk_Z80 ;
|
| 252 |
|
|
; Maximum fan-out ; 433 ;
|
| 253 |
|
|
; Total fan-out ; 14020 ;
|
| 254 |
|
|
; Average fan-out ; 3.17 ;
|
| 255 |
|
|
+---------------------------------------------+---------+
|
| 256 |
|
|
|
| 257 |
|
|
|
| 258 |
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 259 |
|
|
; Analysis & Synthesis Resource Utilization by Entity ;
|
| 260 |
|
|
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
|
| 261 |
|
|
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
|
| 262 |
|
|
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
|
| 263 |
|
|
; |Z80SOC ; 3083 (630) ; 625 (97) ; 196600 ; 0 ; 0 ; 0 ; 303 ; 0 ; |Z80SOC ; work ;
|
| 264 |
|
|
; |LCD:lcd_inst| ; 102 (102) ; 60 (60) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|LCD:lcd_inst ; work ;
|
| 265 |
|
|
; |T80se:z80_inst| ; 2041 (10) ; 345 (12) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|T80se:z80_inst ; work ;
|
| 266 |
|
|
; |T80:u0| ; 2031 (840) ; 333 (205) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|T80se:z80_inst|T80:u0 ; work ;
|
| 267 |
|
|
; |T80_ALU:alu| ; 461 (461) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|T80se:z80_inst|T80:u0|T80_ALU:alu ; work ;
|
| 268 |
|
|
; |T80_MCode:mcode| ; 474 (474) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|T80se:z80_inst|T80:u0|T80_MCode:mcode ; work ;
|
| 269 |
|
|
; |T80_Reg:Regs| ; 256 (256) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|T80se:z80_inst|T80:u0|T80_Reg:Regs ; work ;
|
| 270 |
|
|
; |charram:cram| ; 0 (0) ; 0 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|charram:cram ; work ;
|
| 271 |
|
|
; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|charram:cram|altsyncram:altsyncram_component ; work ;
|
| 272 |
|
|
; |altsyncram_l4o1:auto_generated| ; 0 (0) ; 0 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|charram:cram|altsyncram:altsyncram_component|altsyncram_l4o1:auto_generated ; work ;
|
| 273 |
|
|
; |clk_div:clkdiv_inst| ; 33 (33) ; 37 (37) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|clk_div:clkdiv_inst ; work ;
|
| 274 |
|
|
; |decoder_7seg:DISPHEX0| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX0 ; work ;
|
| 275 |
|
|
; |decoder_7seg:DISPHEX1| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX1 ; work ;
|
| 276 |
|
|
; |decoder_7seg:DISPHEX2| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX2 ; work ;
|
| 277 |
|
|
; |decoder_7seg:DISPHEX3| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX3 ; work ;
|
| 278 |
|
|
; |decoder_7seg:DISPHEX4| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX4 ; work ;
|
| 279 |
|
|
; |decoder_7seg:DISPHEX5| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX5 ; work ;
|
| 280 |
|
|
; |decoder_7seg:DISPHEX6| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX6 ; work ;
|
| 281 |
|
|
; |decoder_7seg:DISPHEX7| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|decoder_7seg:DISPHEX7 ; work ;
|
| 282 |
|
|
; |ps2kbd:ps2_kbd_inst| ; 140 (124) ; 35 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|ps2kbd:ps2_kbd_inst ; work ;
|
| 283 |
|
|
; |keyboard:kbd_inst| ; 16 (16) ; 33 (33) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|ps2kbd:ps2_kbd_inst|keyboard:kbd_inst ; work ;
|
| 284 |
|
|
; |rom:rom_inst| ; 0 (0) ; 2 (0) ; 131072 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|rom:rom_inst ; work ;
|
| 285 |
|
|
; |altsyncram:altsyncram_component| ; 0 (0) ; 2 (0) ; 131072 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|rom:rom_inst|altsyncram:altsyncram_component ; work ;
|
| 286 |
|
|
; |altsyncram_f0a1:auto_generated| ; 0 (0) ; 2 (2) ; 131072 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated ; work ;
|
| 287 |
|
|
; |video:video_inst| ; 81 (22) ; 49 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|video:video_inst ; work ;
|
| 288 |
|
|
; |VGA_SYNC:vga_sync_inst| ; 59 (59) ; 49 (49) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|video:video_inst|VGA_SYNC:vga_sync_inst ; work ;
|
| 289 |
|
|
; |vram:vram_inst| ; 0 (0) ; 0 (0) ; 49144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|vram:vram_inst ; work ;
|
| 290 |
|
|
; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 49144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|vram:vram_inst|altsyncram:altsyncram_component ; work ;
|
| 291 |
|
|
; |altsyncram_oal1:auto_generated| ; 0 (0) ; 0 (0) ; 49144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |Z80SOC|vram:vram_inst|altsyncram:altsyncram_component|altsyncram_oal1:auto_generated ; work ;
|
| 292 |
|
|
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
|
| 293 |
|
|
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
| 294 |
|
|
|
| 295 |
|
|
|
| 296 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 297 |
|
|
; Analysis & Synthesis RAM Summary ;
|
| 298 |
|
|
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
|
| 299 |
|
|
; Name ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF ;
|
| 300 |
|
|
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
|
| 301 |
|
|
; charram:cram|altsyncram:altsyncram_component|altsyncram_l4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048 ; 8 ; 2048 ; 8 ; 16384 ; ./ROMdata/lat9-08.mif ;
|
| 302 |
|
|
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM ; 16384 ; 8 ; -- ; -- ; 131072 ; ../ROMdata/rom.hex ;
|
| 303 |
|
|
; vram:vram_inst|altsyncram:altsyncram_component|altsyncram_oal1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6143 ; 8 ; 6143 ; 8 ; 49144 ; None ;
|
| 304 |
|
|
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
|
| 305 |
|
|
|
| 306 |
|
|
|
| 307 |
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 308 |
|
|
; Analysis & Synthesis IP Cores Summary ;
|
| 309 |
|
|
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------+
|
| 310 |
|
|
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
|
| 311 |
|
|
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------+
|
| 312 |
|
|
; Altera ; RAM: 2-PORT ; N/A ; N/A ; N/A ; |Z80SOC|charram:cram ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/charram.vhd ;
|
| 313 |
|
|
; Altera ; ROM: 1-PORT ; N/A ; N/A ; N/A ; |Z80SOC|rom:rom_inst ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/rom.vhd ;
|
| 314 |
|
|
; Altera ; RAM: 2-PORT ; N/A ; N/A ; N/A ; |Z80SOC|vram:vram_inst ; F:/z80soc-local/hw/0.7.3/DE2115/memoryCores/vram.vhd ;
|
| 315 |
|
|
+--------+--------------+---------+--------------+--------------+------------------------+---------------------------------------------------------+
|
| 316 |
|
|
|
| 317 |
|
|
|
| 318 |
|
|
Encoding Type: One-Hot
|
| 319 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 320 |
|
|
; State Machine - |Z80SOC|LCD:lcd_inst|next_command ;
|
| 321 |
|
|
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
|
| 322 |
|
|
; Name ; next_command.display_clear ; next_command.display_off ; next_command.reset3 ; next_command.hold ; next_command.reset1 ; next_command.drop_LCD_EN ; next_command.return_home ; next_command.line2 ; next_command.print_string ; next_command.mode_set ; next_command.display_on ; next_command.func_set ; next_command.reset2 ;
|
| 323 |
|
|
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
|
| 324 |
|
|
; next_command.reset2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
|
| 325 |
|
|
; next_command.func_set ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ;
|
| 326 |
|
|
; next_command.display_on ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ;
|
| 327 |
|
|
; next_command.mode_set ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ;
|
| 328 |
|
|
; next_command.print_string ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ;
|
| 329 |
|
|
; next_command.line2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 330 |
|
|
; next_command.return_home ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 331 |
|
|
; next_command.drop_LCD_EN ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 332 |
|
|
; next_command.reset1 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 333 |
|
|
; next_command.hold ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 334 |
|
|
; next_command.reset3 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 335 |
|
|
; next_command.display_off ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 336 |
|
|
; next_command.display_clear ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 337 |
|
|
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
|
| 338 |
|
|
|
| 339 |
|
|
|
| 340 |
|
|
Encoding Type: One-Hot
|
| 341 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 342 |
|
|
; State Machine - |Z80SOC|LCD:lcd_inst|state ;
|
| 343 |
|
|
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
|
| 344 |
|
|
; Name ; state.display_clear ; state.display_off ; state.reset3 ; state.reset2 ; state.hold ; state.drop_LCD_EN ; state.return_home ; state.line2 ; state.print_string ; state.mode_set ; state.display_on ; state.func_set ; state.reset1 ;
|
| 345 |
|
|
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
|
| 346 |
|
|
; state.reset1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
|
| 347 |
|
|
; state.func_set ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ;
|
| 348 |
|
|
; state.display_on ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ;
|
| 349 |
|
|
; state.mode_set ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ;
|
| 350 |
|
|
; state.print_string ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ;
|
| 351 |
|
|
; state.line2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 352 |
|
|
; state.return_home ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 353 |
|
|
; state.drop_LCD_EN ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 354 |
|
|
; state.hold ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 355 |
|
|
; state.reset2 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 356 |
|
|
; state.reset3 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 357 |
|
|
; state.display_off ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 358 |
|
|
; state.display_clear ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ;
|
| 359 |
|
|
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
|
| 360 |
|
|
|
| 361 |
|
|
|
| 362 |
|
|
+-----------------------------------------------------------------------------------------------------+
|
| 363 |
|
|
; User-Specified and Inferred Latches ;
|
| 364 |
|
|
+------------------------------------------------------+---------------------+------------------------+
|
| 365 |
|
|
; Latch Name ; Latch Enable Signal ; Free of Timing Hazards ;
|
| 366 |
|
|
+------------------------------------------------------+---------------------+------------------------+
|
| 367 |
|
|
; lcdvram[10][0] ; Decoder0 ; yes ;
|
| 368 |
|
|
; lcdvram[9][0] ; Decoder0 ; yes ;
|
| 369 |
|
|
; lcdvram[8][0] ; Decoder0 ; yes ;
|
| 370 |
|
|
; lcdvram[11][0] ; Decoder0 ; yes ;
|
| 371 |
|
|
; lcdvram[5][0] ; Decoder0 ; yes ;
|
| 372 |
|
|
; lcdvram[6][0] ; Decoder0 ; yes ;
|
| 373 |
|
|
; lcdvram[4][0] ; Decoder0 ; yes ;
|
| 374 |
|
|
; lcdvram[7][0] ; Decoder0 ; yes ;
|
| 375 |
|
|
; lcdvram[2][0] ; Decoder0 ; yes ;
|
| 376 |
|
|
; lcdvram[1][0] ; Decoder0 ; yes ;
|
| 377 |
|
|
; lcdvram[0][0] ; Decoder0 ; yes ;
|
| 378 |
|
|
; lcdvram[3][0] ; Decoder0 ; yes ;
|
| 379 |
|
|
; lcdvram[13][0] ; Decoder0 ; yes ;
|
| 380 |
|
|
; lcdvram[14][0] ; Decoder0 ; yes ;
|
| 381 |
|
|
; lcdvram[12][0] ; Decoder0 ; yes ;
|
| 382 |
|
|
; lcdvram[15][0] ; Decoder0 ; yes ;
|
| 383 |
|
|
; lcdvram[22][0] ; Decoder0 ; yes ;
|
| 384 |
|
|
; lcdvram[26][0] ; Decoder0 ; yes ;
|
| 385 |
|
|
; lcdvram[18][0] ; Decoder0 ; yes ;
|
| 386 |
|
|
; lcdvram[30][0] ; Decoder0 ; yes ;
|
| 387 |
|
|
; lcdvram[25][0] ; Decoder0 ; yes ;
|
| 388 |
|
|
; lcdvram[21][0] ; Decoder0 ; yes ;
|
| 389 |
|
|
; lcdvram[17][0] ; Decoder0 ; yes ;
|
| 390 |
|
|
; lcdvram[29][0] ; Decoder0 ; yes ;
|
| 391 |
|
|
; lcdvram[20][0] ; Decoder0 ; yes ;
|
| 392 |
|
|
; lcdvram[24][0] ; Decoder0 ; yes ;
|
| 393 |
|
|
; lcdvram[16][0] ; Decoder0 ; yes ;
|
| 394 |
|
|
; lcdvram[28][0] ; Decoder0 ; yes ;
|
| 395 |
|
|
; lcdvram[27][0] ; Decoder0 ; yes ;
|
| 396 |
|
|
; lcdvram[23][0] ; Decoder0 ; yes ;
|
| 397 |
|
|
; lcdvram[19][0] ; Decoder0 ; yes ;
|
| 398 |
|
|
; lcdvram[31][0] ; Decoder0 ; yes ;
|
| 399 |
|
|
; lcdvram[6][1] ; Decoder0 ; yes ;
|
| 400 |
|
|
; lcdvram[5][1] ; Decoder0 ; yes ;
|
| 401 |
|
|
; lcdvram[4][1] ; Decoder0 ; yes ;
|
| 402 |
|
|
; lcdvram[7][1] ; Decoder0 ; yes ;
|
| 403 |
|
|
; lcdvram[9][1] ; Decoder0 ; yes ;
|
| 404 |
|
|
; lcdvram[10][1] ; Decoder0 ; yes ;
|
| 405 |
|
|
; lcdvram[8][1] ; Decoder0 ; yes ;
|
| 406 |
|
|
; lcdvram[11][1] ; Decoder0 ; yes ;
|
| 407 |
|
|
; lcdvram[1][1] ; Decoder0 ; yes ;
|
| 408 |
|
|
; lcdvram[2][1] ; Decoder0 ; yes ;
|
| 409 |
|
|
; lcdvram[0][1] ; Decoder0 ; yes ;
|
| 410 |
|
|
; lcdvram[3][1] ; Decoder0 ; yes ;
|
| 411 |
|
|
; lcdvram[14][1] ; Decoder0 ; yes ;
|
| 412 |
|
|
; lcdvram[13][1] ; Decoder0 ; yes ;
|
| 413 |
|
|
; lcdvram[12][1] ; Decoder0 ; yes ;
|
| 414 |
|
|
; lcdvram[15][1] ; Decoder0 ; yes ;
|
| 415 |
|
|
; lcdvram[21][1] ; Decoder0 ; yes ;
|
| 416 |
|
|
; lcdvram[25][1] ; Decoder0 ; yes ;
|
| 417 |
|
|
; lcdvram[17][1] ; Decoder0 ; yes ;
|
| 418 |
|
|
; lcdvram[29][1] ; Decoder0 ; yes ;
|
| 419 |
|
|
; lcdvram[26][1] ; Decoder0 ; yes ;
|
| 420 |
|
|
; lcdvram[22][1] ; Decoder0 ; yes ;
|
| 421 |
|
|
; lcdvram[18][1] ; Decoder0 ; yes ;
|
| 422 |
|
|
; lcdvram[30][1] ; Decoder0 ; yes ;
|
| 423 |
|
|
; lcdvram[24][1] ; Decoder0 ; yes ;
|
| 424 |
|
|
; lcdvram[20][1] ; Decoder0 ; yes ;
|
| 425 |
|
|
; lcdvram[16][1] ; Decoder0 ; yes ;
|
| 426 |
|
|
; lcdvram[28][1] ; Decoder0 ; yes ;
|
| 427 |
|
|
; lcdvram[23][1] ; Decoder0 ; yes ;
|
| 428 |
|
|
; lcdvram[27][1] ; Decoder0 ; yes ;
|
| 429 |
|
|
; lcdvram[19][1] ; Decoder0 ; yes ;
|
| 430 |
|
|
; lcdvram[31][1] ; Decoder0 ; yes ;
|
| 431 |
|
|
; lcdvram[10][2] ; Decoder0 ; yes ;
|
| 432 |
|
|
; lcdvram[9][2] ; Decoder0 ; yes ;
|
| 433 |
|
|
; lcdvram[8][2] ; Decoder0 ; yes ;
|
| 434 |
|
|
; lcdvram[11][2] ; Decoder0 ; yes ;
|
| 435 |
|
|
; lcdvram[5][2] ; Decoder0 ; yes ;
|
| 436 |
|
|
; lcdvram[6][2] ; Decoder0 ; yes ;
|
| 437 |
|
|
; lcdvram[4][2] ; Decoder0 ; yes ;
|
| 438 |
|
|
; lcdvram[7][2] ; Decoder0 ; yes ;
|
| 439 |
|
|
; lcdvram[2][2] ; Decoder0 ; yes ;
|
| 440 |
|
|
; lcdvram[1][2] ; Decoder0 ; yes ;
|
| 441 |
|
|
; lcdvram[0][2] ; Decoder0 ; yes ;
|
| 442 |
|
|
; lcdvram[3][2] ; Decoder0 ; yes ;
|
| 443 |
|
|
; lcdvram[13][2] ; Decoder0 ; yes ;
|
| 444 |
|
|
; lcdvram[14][2] ; Decoder0 ; yes ;
|
| 445 |
|
|
; lcdvram[12][2] ; Decoder0 ; yes ;
|
| 446 |
|
|
; lcdvram[15][2] ; Decoder0 ; yes ;
|
| 447 |
|
|
; lcdvram[22][2] ; Decoder0 ; yes ;
|
| 448 |
|
|
; lcdvram[26][2] ; Decoder0 ; yes ;
|
| 449 |
|
|
; lcdvram[18][2] ; Decoder0 ; yes ;
|
| 450 |
|
|
; lcdvram[30][2] ; Decoder0 ; yes ;
|
| 451 |
|
|
; lcdvram[25][2] ; Decoder0 ; yes ;
|
| 452 |
|
|
; lcdvram[21][2] ; Decoder0 ; yes ;
|
| 453 |
|
|
; lcdvram[17][2] ; Decoder0 ; yes ;
|
| 454 |
|
|
; lcdvram[29][2] ; Decoder0 ; yes ;
|
| 455 |
|
|
; lcdvram[20][2] ; Decoder0 ; yes ;
|
| 456 |
|
|
; lcdvram[24][2] ; Decoder0 ; yes ;
|
| 457 |
|
|
; lcdvram[16][2] ; Decoder0 ; yes ;
|
| 458 |
|
|
; lcdvram[28][2] ; Decoder0 ; yes ;
|
| 459 |
|
|
; lcdvram[27][2] ; Decoder0 ; yes ;
|
| 460 |
|
|
; lcdvram[23][2] ; Decoder0 ; yes ;
|
| 461 |
|
|
; lcdvram[19][2] ; Decoder0 ; yes ;
|
| 462 |
|
|
; lcdvram[31][2] ; Decoder0 ; yes ;
|
| 463 |
|
|
; lcdvram[6][3] ; Decoder0 ; yes ;
|
| 464 |
|
|
; lcdvram[5][3] ; Decoder0 ; yes ;
|
| 465 |
|
|
; lcdvram[4][3] ; Decoder0 ; yes ;
|
| 466 |
|
|
; lcdvram[7][3] ; Decoder0 ; yes ;
|
| 467 |
|
|
; Number of user-specified and inferred latches = 256 ; ; ;
|
| 468 |
|
|
+------------------------------------------------------+---------------------+------------------------+
|
| 469 |
|
|
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.
|
| 470 |
|
|
|
| 471 |
|
|
|
| 472 |
|
|
+-------------------------------------------------------------------------------------------------------------+
|
| 473 |
|
|
; Registers Removed During Synthesis ;
|
| 474 |
|
|
+---------------------------------------------------------+---------------------------------------------------+
|
| 475 |
|
|
; Register name ; Reason for Removal ;
|
| 476 |
|
|
+---------------------------------------------------------+---------------------------------------------------+
|
| 477 |
|
|
; video:video_inst|VGA_SYNC:vga_sync_inst|green_out[3] ; Stuck at GND due to stuck port data_in ;
|
| 478 |
|
|
; video:video_inst|VGA_SYNC:vga_sync_inst|red_out[0..3] ; Stuck at GND due to stuck port data_in ;
|
| 479 |
|
|
; T80se:z80_inst|T80:u0|OldNMI_n ; Lost fanout ;
|
| 480 |
|
|
; T80se:z80_inst|T80:u0|BusReq_s ; Stuck at GND due to stuck port data_in ;
|
| 481 |
|
|
; T80se:z80_inst|T80:u0|INT_s ; Stuck at GND due to stuck port data_in ;
|
| 482 |
|
|
; T80se:z80_inst|T80:u0|BusAck ; Stuck at GND due to stuck port data_in ;
|
| 483 |
|
|
; video:video_inst|VGA_SYNC:vga_sync_inst|green_out[0..2] ; Stuck at GND due to stuck port data_in ;
|
| 484 |
|
|
; T80se:z80_inst|T80:u0|IntE_FF1 ; Lost fanout ;
|
| 485 |
|
|
; LCD:lcd_inst|LCD_RW_int ; Stuck at GND due to stuck port data_in ;
|
| 486 |
|
|
; T80se:z80_inst|T80:u0|NMI_s ; Stuck at GND due to stuck port data_in ;
|
| 487 |
|
|
; T80se:z80_inst|T80:u0|IntCycle ; Stuck at GND due to stuck port data_in ;
|
| 488 |
|
|
; T80se:z80_inst|T80:u0|IStatus[0,1] ; Lost fanout ;
|
| 489 |
|
|
; T80se:z80_inst|T80:u0|NMICycle ; Stuck at GND due to stuck port data_in ;
|
| 490 |
|
|
; T80se:z80_inst|T80:u0|Auto_Wait_t2 ; Lost fanout ;
|
| 491 |
|
|
; T80se:z80_inst|T80:u0|Auto_Wait_t1 ; Lost fanout ;
|
| 492 |
|
|
; video:video_inst|VGA_SYNC:vga_sync_inst|pixel_row[9] ; Stuck at GND due to stuck port data_in ;
|
| 493 |
|
|
; ps2kbd:ps2_kbd_inst|keyboard:kbd_inst|clock_enable ; Merged with clk_div:clkdiv_inst|count_10Mhz[0] ;
|
| 494 |
|
|
; LCD:lcd_inst|next_command.hold ; Merged with LCD:lcd_inst|next_command.drop_LCD_EN ;
|
| 495 |
|
|
; LCD:lcd_inst|next_command.reset1 ; Merged with LCD:lcd_inst|next_command.drop_LCD_EN ;
|
| 496 |
|
|
; LCD:lcd_inst|next_command.drop_LCD_EN ; Stuck at GND due to stuck port data_in ;
|
| 497 |
|
|
; Total Number of Removed Registers = 26 ; ;
|
| 498 |
|
|
+---------------------------------------------------------+---------------------------------------------------+
|
| 499 |
|
|
|
| 500 |
|
|
|
| 501 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------+
|
| 502 |
|
|
; Removed Registers Triggering Further Register Optimizations ;
|
| 503 |
|
|
+--------------------------------+---------------------------+--------------------------------------------------------------------+
|
| 504 |
|
|
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
|
| 505 |
|
|
+--------------------------------+---------------------------+--------------------------------------------------------------------+
|
| 506 |
|
|
; T80se:z80_inst|T80:u0|BusReq_s ; Stuck at GND ; T80se:z80_inst|T80:u0|BusAck, T80se:z80_inst|T80:u0|Auto_Wait_t2, ;
|
| 507 |
|
|
; ; due to stuck port data_in ; T80se:z80_inst|T80:u0|Auto_Wait_t1 ;
|
| 508 |
|
|
; T80se:z80_inst|T80:u0|IntCycle ; Stuck at GND ; T80se:z80_inst|T80:u0|IStatus[0], T80se:z80_inst|T80:u0|IStatus[1] ;
|
| 509 |
|
|
; ; due to stuck port data_in ; ;
|
| 510 |
|
|
; T80se:z80_inst|T80:u0|INT_s ; Stuck at GND ; T80se:z80_inst|T80:u0|IntE_FF1 ;
|
| 511 |
|
|
; ; due to stuck port data_in ; ;
|
| 512 |
|
|
+--------------------------------+---------------------------+--------------------------------------------------------------------+
|
| 513 |
|
|
|
| 514 |
|
|
|
| 515 |
|
|
+------------------------------------------------------+
|
| 516 |
|
|
; General Register Statistics ;
|
| 517 |
|
|
+----------------------------------------------+-------+
|
| 518 |
|
|
; Statistic ; Value ;
|
| 519 |
|
|
+----------------------------------------------+-------+
|
| 520 |
|
|
; Total registers ; 625 ;
|
| 521 |
|
|
; Number of registers using Synchronous Clear ; 27 ;
|
| 522 |
|
|
; Number of registers using Synchronous Load ; 25 ;
|
| 523 |
|
|
; Number of registers using Asynchronous Clear ; 209 ;
|
| 524 |
|
|
; Number of registers using Asynchronous Load ; 0 ;
|
| 525 |
|
|
; Number of registers using Clock Enable ; 417 ;
|
| 526 |
|
|
; Number of registers using Preset ; 0 ;
|
| 527 |
|
|
+----------------------------------------------+-------+
|
| 528 |
|
|
|
| 529 |
|
|
|
| 530 |
|
|
+---------------------------------------------------+
|
| 531 |
|
|
; Inverted Register Statistics ;
|
| 532 |
|
|
+-----------------------------------------+---------+
|
| 533 |
|
|
; Inverted Register ; Fan out ;
|
| 534 |
|
|
+-----------------------------------------+---------+
|
| 535 |
|
|
; T80se:z80_inst|WR_n ; 3 ;
|
| 536 |
|
|
; T80se:z80_inst|MREQ_n ; 12 ;
|
| 537 |
|
|
; T80se:z80_inst|RD_n ; 7 ;
|
| 538 |
|
|
; LCD:lcd_inst|LCD_EN ; 2 ;
|
| 539 |
|
|
; T80se:z80_inst|IORQ_n ; 4 ;
|
| 540 |
|
|
; T80se:z80_inst|T80:u0|MCycle[0] ; 91 ;
|
| 541 |
|
|
; T80se:z80_inst|T80:u0|F[6] ; 11 ;
|
| 542 |
|
|
; T80se:z80_inst|T80:u0|F[0] ; 14 ;
|
| 543 |
|
|
; T80se:z80_inst|T80:u0|F[2] ; 8 ;
|
| 544 |
|
|
; T80se:z80_inst|T80:u0|F[7] ; 7 ;
|
| 545 |
|
|
; T80se:z80_inst|T80:u0|SP[0] ; 5 ;
|
| 546 |
|
|
; T80se:z80_inst|T80:u0|SP[1] ; 5 ;
|
| 547 |
|
|
; T80se:z80_inst|T80:u0|SP[2] ; 5 ;
|
| 548 |
|
|
; T80se:z80_inst|T80:u0|SP[3] ; 5 ;
|
| 549 |
|
|
; T80se:z80_inst|T80:u0|SP[4] ; 5 ;
|
| 550 |
|
|
; T80se:z80_inst|T80:u0|SP[5] ; 5 ;
|
| 551 |
|
|
; T80se:z80_inst|T80:u0|SP[6] ; 5 ;
|
| 552 |
|
|
; T80se:z80_inst|T80:u0|SP[7] ; 5 ;
|
| 553 |
|
|
; T80se:z80_inst|T80:u0|SP[8] ; 5 ;
|
| 554 |
|
|
; T80se:z80_inst|T80:u0|ACC[0] ; 7 ;
|
| 555 |
|
|
; T80se:z80_inst|T80:u0|SP[9] ; 5 ;
|
| 556 |
|
|
; T80se:z80_inst|T80:u0|ACC[1] ; 7 ;
|
| 557 |
|
|
; T80se:z80_inst|T80:u0|SP[10] ; 5 ;
|
| 558 |
|
|
; T80se:z80_inst|T80:u0|ACC[2] ; 7 ;
|
| 559 |
|
|
; T80se:z80_inst|T80:u0|SP[11] ; 5 ;
|
| 560 |
|
|
; T80se:z80_inst|T80:u0|ACC[3] ; 9 ;
|
| 561 |
|
|
; T80se:z80_inst|T80:u0|SP[12] ; 5 ;
|
| 562 |
|
|
; T80se:z80_inst|T80:u0|ACC[4] ; 7 ;
|
| 563 |
|
|
; T80se:z80_inst|T80:u0|SP[13] ; 5 ;
|
| 564 |
|
|
; T80se:z80_inst|T80:u0|ACC[5] ; 9 ;
|
| 565 |
|
|
; T80se:z80_inst|T80:u0|SP[14] ; 5 ;
|
| 566 |
|
|
; T80se:z80_inst|T80:u0|ACC[6] ; 7 ;
|
| 567 |
|
|
; T80se:z80_inst|T80:u0|SP[15] ; 5 ;
|
| 568 |
|
|
; T80se:z80_inst|T80:u0|ACC[7] ; 7 ;
|
| 569 |
|
|
; T80se:z80_inst|T80:u0|F[1] ; 20 ;
|
| 570 |
|
|
; T80se:z80_inst|T80:u0|F[4] ; 8 ;
|
| 571 |
|
|
; \random:rand_temp[15] ; 2 ;
|
| 572 |
|
|
; T80se:z80_inst|T80:u0|Fp[6] ; 1 ;
|
| 573 |
|
|
; T80se:z80_inst|T80:u0|Fp[0] ; 1 ;
|
| 574 |
|
|
; T80se:z80_inst|T80:u0|Fp[2] ; 1 ;
|
| 575 |
|
|
; T80se:z80_inst|T80:u0|Fp[7] ; 1 ;
|
| 576 |
|
|
; T80se:z80_inst|T80:u0|Ap[0] ; 1 ;
|
| 577 |
|
|
; T80se:z80_inst|T80:u0|Ap[1] ; 1 ;
|
| 578 |
|
|
; T80se:z80_inst|T80:u0|Ap[2] ; 1 ;
|
| 579 |
|
|
; T80se:z80_inst|T80:u0|Ap[3] ; 1 ;
|
| 580 |
|
|
; T80se:z80_inst|T80:u0|Ap[4] ; 1 ;
|
| 581 |
|
|
; T80se:z80_inst|T80:u0|Ap[5] ; 1 ;
|
| 582 |
|
|
; T80se:z80_inst|T80:u0|Ap[6] ; 1 ;
|
| 583 |
|
|
; T80se:z80_inst|T80:u0|Ap[7] ; 1 ;
|
| 584 |
|
|
; LCD:lcd_inst|data_bus_value[3] ; 2 ;
|
| 585 |
|
|
; LCD:lcd_inst|data_bus_value[4] ; 1 ;
|
| 586 |
|
|
; LCD:lcd_inst|data_bus_value[5] ; 1 ;
|
| 587 |
|
|
; T80se:z80_inst|T80:u0|F[5] ; 2 ;
|
| 588 |
|
|
; T80se:z80_inst|T80:u0|Fp[1] ; 1 ;
|
| 589 |
|
|
; T80se:z80_inst|T80:u0|Fp[4] ; 1 ;
|
| 590 |
|
|
; T80se:z80_inst|T80:u0|F[3] ; 2 ;
|
| 591 |
|
|
; T80se:z80_inst|T80:u0|Fp[5] ; 1 ;
|
| 592 |
|
|
; T80se:z80_inst|T80:u0|Fp[3] ; 1 ;
|
| 593 |
|
|
; Total number of inverted registers = 58 ; ;
|
| 594 |
|
|
+-----------------------------------------+---------+
|
| 595 |
|
|
|
| 596 |
|
|
|
| 597 |
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 598 |
|
|
; Multiplexer Restructuring Statistics (Restructuring Performed) ;
|
| 599 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
|
| 600 |
|
|
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
|
| 601 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
|
| 602 |
|
|
; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|ALU_Op_r[2] ;
|
| 603 |
|
|
; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|RegAddrC[0] ;
|
| 604 |
|
|
; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|Read_To_Reg_r[3] ;
|
| 605 |
|
|
; 3:1 ; 10 bits ; 20 LEs ; 10 LEs ; 10 LEs ; Yes ; |Z80SOC|video:video_inst|VGA_SYNC:vga_sync_inst|v_count[4] ;
|
| 606 |
|
|
; 4:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|XY_State[0] ;
|
| 607 |
|
|
; 3:1 ; 20 bits ; 40 LEs ; 20 LEs ; 20 LEs ; Yes ; |Z80SOC|LCD:lcd_inst|clk_count_400hz[14] ;
|
| 608 |
|
|
; 4:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |Z80SOC|\pinout_process:LEDR_sig[1] ;
|
| 609 |
|
|
; 5:1 ; 8 bits ; 24 LEs ; 8 LEs ; 16 LEs ; Yes ; |Z80SOC|\pinout_process:LEDR_sig[15] ;
|
| 610 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 8 LEs ; 24 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|IR[0] ;
|
| 611 |
|
|
; 5:1 ; 2 bits ; 6 LEs ; 4 LEs ; 2 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|MCycle[2] ;
|
| 612 |
|
|
; 5:1 ; 8 bits ; 24 LEs ; 8 LEs ; 16 LEs ; Yes ; |Z80SOC|ps2_ascii_reg1[2] ;
|
| 613 |
|
|
; 5:1 ; 4 bits ; 12 LEs ; 4 LEs ; 8 LEs ; Yes ; |Z80SOC|ps2kbd:ps2_kbd_inst|keyboard:kbd_inst|INCNT[0] ;
|
| 614 |
|
|
; 32:1 ; 8 bits ; 168 LEs ; 168 LEs ; 0 LEs ; Yes ; |Z80SOC|next_char_sig[2] ;
|
| 615 |
|
|
; 4:1 ; 7 bits ; 14 LEs ; 7 LEs ; 7 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|R[2] ;
|
| 616 |
|
|
; 11:1 ; 8 bits ; 56 LEs ; 48 LEs ; 8 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|BusB[4] ;
|
| 617 |
|
|
; 12:1 ; 8 bits ; 64 LEs ; 32 LEs ; 32 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|BusA[5] ;
|
| 618 |
|
|
; 7:1 ; 2 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|ISet[0] ;
|
| 619 |
|
|
; 6:1 ; 5 bits ; 20 LEs ; 10 LEs ; 10 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|TmpAddr[1] ;
|
| 620 |
|
|
; 6:1 ; 3 bits ; 12 LEs ; 6 LEs ; 6 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|TmpAddr[3] ;
|
| 621 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|TmpAddr[8] ;
|
| 622 |
|
|
; 11:1 ; 7 bits ; 49 LEs ; 21 LEs ; 28 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|PC[6] ;
|
| 623 |
|
|
; 11:1 ; 8 bits ; 56 LEs ; 32 LEs ; 24 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|PC[14] ;
|
| 624 |
|
|
; 17:1 ; 8 bits ; 88 LEs ; 32 LEs ; 56 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|A[7] ;
|
| 625 |
|
|
; 17:1 ; 8 bits ; 88 LEs ; 40 LEs ; 48 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|A[10] ;
|
| 626 |
|
|
; 5:1 ; 8 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|DO[3] ;
|
| 627 |
|
|
; 5:1 ; 2 bits ; 6 LEs ; 6 LEs ; 0 LEs ; Yes ; |Z80SOC|LCD:lcd_inst|data_bus_value[5] ;
|
| 628 |
|
|
; 7:1 ; 8 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|SP[5] ;
|
| 629 |
|
|
; 7:1 ; 8 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|SP[8] ;
|
| 630 |
|
|
; 8:1 ; 8 bits ; 40 LEs ; 24 LEs ; 16 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|ACC[0] ;
|
| 631 |
|
|
; 18:1 ; 2 bits ; 24 LEs ; 12 LEs ; 12 LEs ; Yes ; |Z80SOC|T80se:z80_inst|T80:u0|F[3] ;
|
| 632 |
|
|
; 3:1 ; 11 bits ; 22 LEs ; 22 LEs ; 0 LEs ; No ; |Z80SOC|LCD:lcd_inst|state ;
|
| 633 |
|
|
; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; No ; |Z80SOC|LCD:lcd_inst|next_command ;
|
| 634 |
|
|
; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_ALU:alu|Q_t ;
|
| 635 |
|
|
; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_MCode:mcode|Mux47 ;
|
| 636 |
|
|
; 4:1 ; 3 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_ALU:alu|DAA_Q[2] ;
|
| 637 |
|
|
; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|Save_Mux[3] ;
|
| 638 |
|
|
; 8:1 ; 16 bits ; 80 LEs ; 80 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_Reg:Regs|Mux38 ;
|
| 639 |
|
|
; 8:1 ; 8 bits ; 40 LEs ; 16 LEs ; 24 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_ALU:alu|Mux12 ;
|
| 640 |
|
|
; 4:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_ALU:alu|DAA_Q[6] ;
|
| 641 |
|
|
; 4:1 ; 16 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|RegDIH[7] ;
|
| 642 |
|
|
; 8:1 ; 16 bits ; 80 LEs ; 80 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_Reg:Regs|Mux23 ;
|
| 643 |
|
|
; 8:1 ; 16 bits ; 80 LEs ; 80 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|T80_Reg:Regs|Mux7 ;
|
| 644 |
|
|
; 5:1 ; 2 bits ; 6 LEs ; 6 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|RegAddrA[0] ;
|
| 645 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[0][4] ;
|
| 646 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[8][4] ;
|
| 647 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[4][2] ;
|
| 648 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[12][5] ;
|
| 649 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[2][3] ;
|
| 650 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[10][6] ;
|
| 651 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[6][0] ;
|
| 652 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[14][1] ;
|
| 653 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[1][7] ;
|
| 654 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[9][6] ;
|
| 655 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[5][4] ;
|
| 656 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[13][7] ;
|
| 657 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[3][4] ;
|
| 658 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[11][1] ;
|
| 659 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[7][2] ;
|
| 660 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[15][7] ;
|
| 661 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[16][4] ;
|
| 662 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[24][6] ;
|
| 663 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[20][3] ;
|
| 664 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[28][6] ;
|
| 665 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[18][7] ;
|
| 666 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[26][2] ;
|
| 667 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[22][2] ;
|
| 668 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[30][5] ;
|
| 669 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[17][6] ;
|
| 670 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[25][1] ;
|
| 671 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[21][5] ;
|
| 672 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[29][7] ;
|
| 673 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[19][1] ;
|
| 674 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[27][0] ;
|
| 675 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[23][2] ;
|
| 676 |
|
|
; 6:1 ; 8 bits ; 32 LEs ; 32 LEs ; 0 LEs ; No ; |Z80SOC|lcdvram[31][3] ;
|
| 677 |
|
|
; 17:1 ; 4 bits ; 44 LEs ; 24 LEs ; 20 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|Save_Mux[6] ;
|
| 678 |
|
|
; 19:1 ; 2 bits ; 24 LEs ; 4 LEs ; 20 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|RegWEL ;
|
| 679 |
|
|
; 10:1 ; 2 bits ; 12 LEs ; 12 LEs ; 0 LEs ; No ; |Z80SOC|T80se:z80_inst|T80:u0|Save_Mux[7] ;
|
| 680 |
|
|
; 24:1 ; 4 bits ; 64 LEs ; 60 LEs ; 4 LEs ; No ; |Z80SOC|DI_CPU[4] ;
|
| 681 |
|
|
; 24:1 ; 4 bits ; 64 LEs ; 64 LEs ; 0 LEs ; No ; |Z80SOC|DI_CPU[2] ;
|
| 682 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
|
| 683 |
|
|
|
| 684 |
|
|
|
| 685 |
|
|
+------------------------------------------------------------------------------------------------------+
|
| 686 |
|
|
; Source assignments for vram:vram_inst|altsyncram:altsyncram_component|altsyncram_oal1:auto_generated ;
|
| 687 |
|
|
+---------------------------------+--------------------+------+----------------------------------------+
|
| 688 |
|
|
; Assignment ; Value ; From ; To ;
|
| 689 |
|
|
+---------------------------------+--------------------+------+----------------------------------------+
|
| 690 |
|
|
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ;
|
| 691 |
|
|
+---------------------------------+--------------------+------+----------------------------------------+
|
| 692 |
|
|
|
| 693 |
|
|
|
| 694 |
|
|
+----------------------------------------------------------------------------------------------------+
|
| 695 |
|
|
; Source assignments for charram:cram|altsyncram:altsyncram_component|altsyncram_l4o1:auto_generated ;
|
| 696 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 697 |
|
|
; Assignment ; Value ; From ; To ;
|
| 698 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 699 |
|
|
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ;
|
| 700 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 701 |
|
|
|
| 702 |
|
|
|
| 703 |
|
|
+----------------------------------------------------------------------------------------------------+
|
| 704 |
|
|
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated ;
|
| 705 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 706 |
|
|
; Assignment ; Value ; From ; To ;
|
| 707 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 708 |
|
|
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ;
|
| 709 |
|
|
+---------------------------------+--------------------+------+--------------------------------------+
|
| 710 |
|
|
|
| 711 |
|
|
|
| 712 |
|
|
+-------------------------------------------------------------+
|
| 713 |
|
|
; Parameter Settings for User Entity Instance: T80se:z80_inst ;
|
| 714 |
|
|
+----------------+-------+------------------------------------+
|
| 715 |
|
|
; Parameter Name ; Value ; Type ;
|
| 716 |
|
|
+----------------+-------+------------------------------------+
|
| 717 |
|
|
; mode ; 0 ; Signed Integer ;
|
| 718 |
|
|
; t2write ; 1 ; Signed Integer ;
|
| 719 |
|
|
; iowait ; 1 ; Signed Integer ;
|
| 720 |
|
|
+----------------+-------+------------------------------------+
|
| 721 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 722 |
|
|
|
| 723 |
|
|
|
| 724 |
|
|
+--------------------------------------------------------------------+
|
| 725 |
|
|
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0 ;
|
| 726 |
|
|
+----------------+-------+-------------------------------------------+
|
| 727 |
|
|
; Parameter Name ; Value ; Type ;
|
| 728 |
|
|
+----------------+-------+-------------------------------------------+
|
| 729 |
|
|
; mode ; 0 ; Signed Integer ;
|
| 730 |
|
|
; iowait ; 1 ; Signed Integer ;
|
| 731 |
|
|
; flag_c ; 0 ; Signed Integer ;
|
| 732 |
|
|
; flag_n ; 1 ; Signed Integer ;
|
| 733 |
|
|
; flag_p ; 2 ; Signed Integer ;
|
| 734 |
|
|
; flag_x ; 3 ; Signed Integer ;
|
| 735 |
|
|
; flag_h ; 4 ; Signed Integer ;
|
| 736 |
|
|
; flag_y ; 5 ; Signed Integer ;
|
| 737 |
|
|
; flag_z ; 6 ; Signed Integer ;
|
| 738 |
|
|
; flag_s ; 7 ; Signed Integer ;
|
| 739 |
|
|
+----------------+-------+-------------------------------------------+
|
| 740 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 741 |
|
|
|
| 742 |
|
|
|
| 743 |
|
|
+------------------------------------------------------------------------------------+
|
| 744 |
|
|
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_MCode:mcode ;
|
| 745 |
|
|
+----------------+-------+-----------------------------------------------------------+
|
| 746 |
|
|
; Parameter Name ; Value ; Type ;
|
| 747 |
|
|
+----------------+-------+-----------------------------------------------------------+
|
| 748 |
|
|
; mode ; 0 ; Signed Integer ;
|
| 749 |
|
|
; flag_c ; 0 ; Signed Integer ;
|
| 750 |
|
|
; flag_n ; 1 ; Signed Integer ;
|
| 751 |
|
|
; flag_p ; 2 ; Signed Integer ;
|
| 752 |
|
|
; flag_x ; 3 ; Signed Integer ;
|
| 753 |
|
|
; flag_h ; 4 ; Signed Integer ;
|
| 754 |
|
|
; flag_y ; 5 ; Signed Integer ;
|
| 755 |
|
|
; flag_z ; 6 ; Signed Integer ;
|
| 756 |
|
|
; flag_s ; 7 ; Signed Integer ;
|
| 757 |
|
|
+----------------+-------+-----------------------------------------------------------+
|
| 758 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 759 |
|
|
|
| 760 |
|
|
|
| 761 |
|
|
+--------------------------------------------------------------------------------+
|
| 762 |
|
|
; Parameter Settings for User Entity Instance: T80se:z80_inst|T80:u0|T80_ALU:alu ;
|
| 763 |
|
|
+----------------+-------+-------------------------------------------------------+
|
| 764 |
|
|
; Parameter Name ; Value ; Type ;
|
| 765 |
|
|
+----------------+-------+-------------------------------------------------------+
|
| 766 |
|
|
; mode ; 0 ; Signed Integer ;
|
| 767 |
|
|
; flag_c ; 0 ; Signed Integer ;
|
| 768 |
|
|
; flag_n ; 1 ; Signed Integer ;
|
| 769 |
|
|
; flag_p ; 2 ; Signed Integer ;
|
| 770 |
|
|
; flag_x ; 3 ; Signed Integer ;
|
| 771 |
|
|
; flag_h ; 4 ; Signed Integer ;
|
| 772 |
|
|
; flag_y ; 5 ; Signed Integer ;
|
| 773 |
|
|
; flag_z ; 6 ; Signed Integer ;
|
| 774 |
|
|
; flag_s ; 7 ; Signed Integer ;
|
| 775 |
|
|
+----------------+-------+-------------------------------------------------------+
|
| 776 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 777 |
|
|
|
| 778 |
|
|
|
| 779 |
|
|
+---------------------------------------------------------------------------------------------+
|
| 780 |
|
|
; Parameter Settings for User Entity Instance: vram:vram_inst|altsyncram:altsyncram_component ;
|
| 781 |
|
|
+------------------------------------+----------------------+---------------------------------+
|
| 782 |
|
|
; Parameter Name ; Value ; Type ;
|
| 783 |
|
|
+------------------------------------+----------------------+---------------------------------+
|
| 784 |
|
|
; BYTE_SIZE_BLOCK ; 8 ; Untyped ;
|
| 785 |
|
|
; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
|
| 786 |
|
|
; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
|
| 787 |
|
|
; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
|
| 788 |
|
|
; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
|
| 789 |
|
|
; WIDTH_BYTEENA ; 1 ; Untyped ;
|
| 790 |
|
|
; OPERATION_MODE ; DUAL_PORT ; Untyped ;
|
| 791 |
|
|
; WIDTH_A ; 8 ; Signed Integer ;
|
| 792 |
|
|
; WIDTHAD_A ; 13 ; Signed Integer ;
|
| 793 |
|
|
; NUMWORDS_A ; 6143 ; Signed Integer ;
|
| 794 |
|
|
; OUTDATA_REG_A ; UNREGISTERED ; Untyped ;
|
| 795 |
|
|
; ADDRESS_ACLR_A ; NONE ; Untyped ;
|
| 796 |
|
|
; OUTDATA_ACLR_A ; NONE ; Untyped ;
|
| 797 |
|
|
; WRCONTROL_ACLR_A ; NONE ; Untyped ;
|
| 798 |
|
|
; INDATA_ACLR_A ; NONE ; Untyped ;
|
| 799 |
|
|
; BYTEENA_ACLR_A ; NONE ; Untyped ;
|
| 800 |
|
|
; WIDTH_B ; 8 ; Signed Integer ;
|
| 801 |
|
|
; WIDTHAD_B ; 13 ; Signed Integer ;
|
| 802 |
|
|
; NUMWORDS_B ; 6143 ; Signed Integer ;
|
| 803 |
|
|
; INDATA_REG_B ; CLOCK1 ; Untyped ;
|
| 804 |
|
|
; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 805 |
|
|
; RDCONTROL_REG_B ; CLOCK1 ; Untyped ;
|
| 806 |
|
|
; ADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 807 |
|
|
; OUTDATA_REG_B ; UNREGISTERED ; Untyped ;
|
| 808 |
|
|
; BYTEENA_REG_B ; CLOCK1 ; Untyped ;
|
| 809 |
|
|
; INDATA_ACLR_B ; NONE ; Untyped ;
|
| 810 |
|
|
; WRCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 811 |
|
|
; ADDRESS_ACLR_B ; NONE ; Untyped ;
|
| 812 |
|
|
; OUTDATA_ACLR_B ; NONE ; Untyped ;
|
| 813 |
|
|
; RDCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 814 |
|
|
; BYTEENA_ACLR_B ; NONE ; Untyped ;
|
| 815 |
|
|
; WIDTH_BYTEENA_A ; 1 ; Signed Integer ;
|
| 816 |
|
|
; WIDTH_BYTEENA_B ; 1 ; Untyped ;
|
| 817 |
|
|
; RAM_BLOCK_TYPE ; AUTO ; Untyped ;
|
| 818 |
|
|
; BYTE_SIZE ; 8 ; Untyped ;
|
| 819 |
|
|
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ;
|
| 820 |
|
|
; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 821 |
|
|
; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 822 |
|
|
; INIT_FILE ; UNUSED ; Untyped ;
|
| 823 |
|
|
; INIT_FILE_LAYOUT ; PORT_A ; Untyped ;
|
| 824 |
|
|
; MAXIMUM_DEPTH ; 0 ; Untyped ;
|
| 825 |
|
|
; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ;
|
| 826 |
|
|
; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ;
|
| 827 |
|
|
; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ;
|
| 828 |
|
|
; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ;
|
| 829 |
|
|
; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ;
|
| 830 |
|
|
; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ;
|
| 831 |
|
|
; ENABLE_ECC ; FALSE ; Untyped ;
|
| 832 |
|
|
; ECC_PIPELINE_STAGE_ENABLED ; FALSE ; Untyped ;
|
| 833 |
|
|
; WIDTH_ECCSTATUS ; 3 ; Untyped ;
|
| 834 |
|
|
; DEVICE_FAMILY ; Cyclone IV E ; Untyped ;
|
| 835 |
|
|
; CBXI_PARAMETER ; altsyncram_oal1 ; Untyped ;
|
| 836 |
|
|
+------------------------------------+----------------------+---------------------------------+
|
| 837 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 838 |
|
|
|
| 839 |
|
|
|
| 840 |
|
|
+-------------------------------------------------------------------------------------------+
|
| 841 |
|
|
; Parameter Settings for User Entity Instance: charram:cram|altsyncram:altsyncram_component ;
|
| 842 |
|
|
+------------------------------------+-----------------------+------------------------------+
|
| 843 |
|
|
; Parameter Name ; Value ; Type ;
|
| 844 |
|
|
+------------------------------------+-----------------------+------------------------------+
|
| 845 |
|
|
; BYTE_SIZE_BLOCK ; 8 ; Untyped ;
|
| 846 |
|
|
; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
|
| 847 |
|
|
; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
|
| 848 |
|
|
; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
|
| 849 |
|
|
; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
|
| 850 |
|
|
; WIDTH_BYTEENA ; 1 ; Untyped ;
|
| 851 |
|
|
; OPERATION_MODE ; DUAL_PORT ; Untyped ;
|
| 852 |
|
|
; WIDTH_A ; 8 ; Signed Integer ;
|
| 853 |
|
|
; WIDTHAD_A ; 11 ; Signed Integer ;
|
| 854 |
|
|
; NUMWORDS_A ; 2048 ; Signed Integer ;
|
| 855 |
|
|
; OUTDATA_REG_A ; UNREGISTERED ; Untyped ;
|
| 856 |
|
|
; ADDRESS_ACLR_A ; NONE ; Untyped ;
|
| 857 |
|
|
; OUTDATA_ACLR_A ; NONE ; Untyped ;
|
| 858 |
|
|
; WRCONTROL_ACLR_A ; NONE ; Untyped ;
|
| 859 |
|
|
; INDATA_ACLR_A ; NONE ; Untyped ;
|
| 860 |
|
|
; BYTEENA_ACLR_A ; NONE ; Untyped ;
|
| 861 |
|
|
; WIDTH_B ; 8 ; Signed Integer ;
|
| 862 |
|
|
; WIDTHAD_B ; 11 ; Signed Integer ;
|
| 863 |
|
|
; NUMWORDS_B ; 2048 ; Signed Integer ;
|
| 864 |
|
|
; INDATA_REG_B ; CLOCK1 ; Untyped ;
|
| 865 |
|
|
; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 866 |
|
|
; RDCONTROL_REG_B ; CLOCK1 ; Untyped ;
|
| 867 |
|
|
; ADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 868 |
|
|
; OUTDATA_REG_B ; UNREGISTERED ; Untyped ;
|
| 869 |
|
|
; BYTEENA_REG_B ; CLOCK1 ; Untyped ;
|
| 870 |
|
|
; INDATA_ACLR_B ; NONE ; Untyped ;
|
| 871 |
|
|
; WRCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 872 |
|
|
; ADDRESS_ACLR_B ; NONE ; Untyped ;
|
| 873 |
|
|
; OUTDATA_ACLR_B ; NONE ; Untyped ;
|
| 874 |
|
|
; RDCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 875 |
|
|
; BYTEENA_ACLR_B ; NONE ; Untyped ;
|
| 876 |
|
|
; WIDTH_BYTEENA_A ; 1 ; Signed Integer ;
|
| 877 |
|
|
; WIDTH_BYTEENA_B ; 1 ; Untyped ;
|
| 878 |
|
|
; RAM_BLOCK_TYPE ; AUTO ; Untyped ;
|
| 879 |
|
|
; BYTE_SIZE ; 8 ; Untyped ;
|
| 880 |
|
|
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ;
|
| 881 |
|
|
; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 882 |
|
|
; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 883 |
|
|
; INIT_FILE ; ./ROMdata/lat9-08.mif ; Untyped ;
|
| 884 |
|
|
; INIT_FILE_LAYOUT ; PORT_A ; Untyped ;
|
| 885 |
|
|
; MAXIMUM_DEPTH ; 0 ; Untyped ;
|
| 886 |
|
|
; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ;
|
| 887 |
|
|
; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ;
|
| 888 |
|
|
; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ;
|
| 889 |
|
|
; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ;
|
| 890 |
|
|
; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ;
|
| 891 |
|
|
; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ;
|
| 892 |
|
|
; ENABLE_ECC ; FALSE ; Untyped ;
|
| 893 |
|
|
; ECC_PIPELINE_STAGE_ENABLED ; FALSE ; Untyped ;
|
| 894 |
|
|
; WIDTH_ECCSTATUS ; 3 ; Untyped ;
|
| 895 |
|
|
; DEVICE_FAMILY ; Cyclone IV E ; Untyped ;
|
| 896 |
|
|
; CBXI_PARAMETER ; altsyncram_l4o1 ; Untyped ;
|
| 897 |
|
|
+------------------------------------+-----------------------+------------------------------+
|
| 898 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 899 |
|
|
|
| 900 |
|
|
|
| 901 |
|
|
+-------------------------------------------------------------------------------------------+
|
| 902 |
|
|
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
|
| 903 |
|
|
+------------------------------------+----------------------+-------------------------------+
|
| 904 |
|
|
; Parameter Name ; Value ; Type ;
|
| 905 |
|
|
+------------------------------------+----------------------+-------------------------------+
|
| 906 |
|
|
; BYTE_SIZE_BLOCK ; 8 ; Untyped ;
|
| 907 |
|
|
; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
|
| 908 |
|
|
; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
|
| 909 |
|
|
; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
|
| 910 |
|
|
; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
|
| 911 |
|
|
; WIDTH_BYTEENA ; 1 ; Untyped ;
|
| 912 |
|
|
; OPERATION_MODE ; ROM ; Untyped ;
|
| 913 |
|
|
; WIDTH_A ; 8 ; Signed Integer ;
|
| 914 |
|
|
; WIDTHAD_A ; 14 ; Signed Integer ;
|
| 915 |
|
|
; NUMWORDS_A ; 16384 ; Signed Integer ;
|
| 916 |
|
|
; OUTDATA_REG_A ; CLOCK0 ; Untyped ;
|
| 917 |
|
|
; ADDRESS_ACLR_A ; NONE ; Untyped ;
|
| 918 |
|
|
; OUTDATA_ACLR_A ; NONE ; Untyped ;
|
| 919 |
|
|
; WRCONTROL_ACLR_A ; NONE ; Untyped ;
|
| 920 |
|
|
; INDATA_ACLR_A ; NONE ; Untyped ;
|
| 921 |
|
|
; BYTEENA_ACLR_A ; NONE ; Untyped ;
|
| 922 |
|
|
; WIDTH_B ; 1 ; Untyped ;
|
| 923 |
|
|
; WIDTHAD_B ; 1 ; Untyped ;
|
| 924 |
|
|
; NUMWORDS_B ; 1 ; Untyped ;
|
| 925 |
|
|
; INDATA_REG_B ; CLOCK1 ; Untyped ;
|
| 926 |
|
|
; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 927 |
|
|
; RDCONTROL_REG_B ; CLOCK1 ; Untyped ;
|
| 928 |
|
|
; ADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 929 |
|
|
; OUTDATA_REG_B ; UNREGISTERED ; Untyped ;
|
| 930 |
|
|
; BYTEENA_REG_B ; CLOCK1 ; Untyped ;
|
| 931 |
|
|
; INDATA_ACLR_B ; NONE ; Untyped ;
|
| 932 |
|
|
; WRCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 933 |
|
|
; ADDRESS_ACLR_B ; NONE ; Untyped ;
|
| 934 |
|
|
; OUTDATA_ACLR_B ; NONE ; Untyped ;
|
| 935 |
|
|
; RDCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 936 |
|
|
; BYTEENA_ACLR_B ; NONE ; Untyped ;
|
| 937 |
|
|
; WIDTH_BYTEENA_A ; 1 ; Signed Integer ;
|
| 938 |
|
|
; WIDTH_BYTEENA_B ; 1 ; Untyped ;
|
| 939 |
|
|
; RAM_BLOCK_TYPE ; AUTO ; Untyped ;
|
| 940 |
|
|
; BYTE_SIZE ; 8 ; Untyped ;
|
| 941 |
|
|
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ;
|
| 942 |
|
|
; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 943 |
|
|
; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 944 |
|
|
; INIT_FILE ; ../ROMdata/rom.hex ; Untyped ;
|
| 945 |
|
|
; INIT_FILE_LAYOUT ; PORT_A ; Untyped ;
|
| 946 |
|
|
; MAXIMUM_DEPTH ; 0 ; Untyped ;
|
| 947 |
|
|
; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ;
|
| 948 |
|
|
; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ;
|
| 949 |
|
|
; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ;
|
| 950 |
|
|
; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ;
|
| 951 |
|
|
; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ;
|
| 952 |
|
|
; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ;
|
| 953 |
|
|
; ENABLE_ECC ; FALSE ; Untyped ;
|
| 954 |
|
|
; ECC_PIPELINE_STAGE_ENABLED ; FALSE ; Untyped ;
|
| 955 |
|
|
; WIDTH_ECCSTATUS ; 3 ; Untyped ;
|
| 956 |
|
|
; DEVICE_FAMILY ; Cyclone IV E ; Untyped ;
|
| 957 |
|
|
; CBXI_PARAMETER ; altsyncram_f0a1 ; Untyped ;
|
| 958 |
|
|
+------------------------------------+----------------------+-------------------------------+
|
| 959 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 960 |
|
|
|
| 961 |
|
|
|
| 962 |
|
|
+--------------------------------------------------------------------------------------------+
|
| 963 |
|
|
; altsyncram Parameter Settings by Entity Instance ;
|
| 964 |
|
|
+-------------------------------------------+------------------------------------------------+
|
| 965 |
|
|
; Name ; Value ;
|
| 966 |
|
|
+-------------------------------------------+------------------------------------------------+
|
| 967 |
|
|
; Number of entity instances ; 3 ;
|
| 968 |
|
|
; Entity Instance ; vram:vram_inst|altsyncram:altsyncram_component ;
|
| 969 |
|
|
; -- OPERATION_MODE ; DUAL_PORT ;
|
| 970 |
|
|
; -- WIDTH_A ; 8 ;
|
| 971 |
|
|
; -- NUMWORDS_A ; 6143 ;
|
| 972 |
|
|
; -- OUTDATA_REG_A ; UNREGISTERED ;
|
| 973 |
|
|
; -- WIDTH_B ; 8 ;
|
| 974 |
|
|
; -- NUMWORDS_B ; 6143 ;
|
| 975 |
|
|
; -- ADDRESS_REG_B ; CLOCK1 ;
|
| 976 |
|
|
; -- OUTDATA_REG_B ; UNREGISTERED ;
|
| 977 |
|
|
; -- RAM_BLOCK_TYPE ; AUTO ;
|
| 978 |
|
|
; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ;
|
| 979 |
|
|
; Entity Instance ; charram:cram|altsyncram:altsyncram_component ;
|
| 980 |
|
|
; -- OPERATION_MODE ; DUAL_PORT ;
|
| 981 |
|
|
; -- WIDTH_A ; 8 ;
|
| 982 |
|
|
; -- NUMWORDS_A ; 2048 ;
|
| 983 |
|
|
; -- OUTDATA_REG_A ; UNREGISTERED ;
|
| 984 |
|
|
; -- WIDTH_B ; 8 ;
|
| 985 |
|
|
; -- NUMWORDS_B ; 2048 ;
|
| 986 |
|
|
; -- ADDRESS_REG_B ; CLOCK1 ;
|
| 987 |
|
|
; -- OUTDATA_REG_B ; UNREGISTERED ;
|
| 988 |
|
|
; -- RAM_BLOCK_TYPE ; AUTO ;
|
| 989 |
|
|
; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ;
|
| 990 |
|
|
; Entity Instance ; rom:rom_inst|altsyncram:altsyncram_component ;
|
| 991 |
|
|
; -- OPERATION_MODE ; ROM ;
|
| 992 |
|
|
; -- WIDTH_A ; 8 ;
|
| 993 |
|
|
; -- NUMWORDS_A ; 16384 ;
|
| 994 |
|
|
; -- OUTDATA_REG_A ; CLOCK0 ;
|
| 995 |
|
|
; -- WIDTH_B ; 1 ;
|
| 996 |
|
|
; -- NUMWORDS_B ; 1 ;
|
| 997 |
|
|
; -- ADDRESS_REG_B ; CLOCK1 ;
|
| 998 |
|
|
; -- OUTDATA_REG_B ; UNREGISTERED ;
|
| 999 |
|
|
; -- RAM_BLOCK_TYPE ; AUTO ;
|
| 1000 |
|
|
; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ;
|
| 1001 |
|
|
+-------------------------------------------+------------------------------------------------+
|
| 1002 |
|
|
|
| 1003 |
|
|
|
| 1004 |
|
|
+--------------------------------------------------------------------------------------------------------------------+
|
| 1005 |
|
|
; Port Connectivity Checks: "LCD:lcd_inst" ;
|
| 1006 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1007 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1008 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1009 |
|
|
; lcd_blon ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1010 |
|
|
; clk400hz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1011 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1012 |
|
|
|
| 1013 |
|
|
|
| 1014 |
|
|
+------------------------------------------------------------------------------------------------------------------------+
|
| 1015 |
|
|
; Port Connectivity Checks: "clk_div:clkdiv_inst" ;
|
| 1016 |
|
|
+--------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1017 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1018 |
|
|
+--------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1019 |
|
|
; clock_1mhz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1020 |
|
|
; clock_100khz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1021 |
|
|
; clock_10khz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1022 |
|
|
; clock_10hz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1023 |
|
|
; clock_1hz ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1024 |
|
|
+--------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1025 |
|
|
|
| 1026 |
|
|
|
| 1027 |
|
|
+--------------------------------------------------------------------------------------------------------------------+
|
| 1028 |
|
|
; Port Connectivity Checks: "video:video_inst|VGA_SYNC:vga_sync_inst" ;
|
| 1029 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1030 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1031 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1032 |
|
|
; red ; Input ; Info ; Stuck at GND ;
|
| 1033 |
|
|
; green ; Input ; Info ; Stuck at GND ;
|
| 1034 |
|
|
; video_on ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1035 |
|
|
+----------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1036 |
|
|
|
| 1037 |
|
|
|
| 1038 |
|
|
+-------------------------------------------------------------------------------------------------------------------------+
|
| 1039 |
|
|
; Port Connectivity Checks: "video:video_inst" ;
|
| 1040 |
|
|
+---------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1041 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1042 |
|
|
+---------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1043 |
|
|
; vram_addr[13] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1044 |
|
|
; vram_wren ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1045 |
|
|
; cram_web ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1046 |
|
|
+---------------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1047 |
|
|
|
| 1048 |
|
|
|
| 1049 |
|
|
+----------------------------------------------------------------------------------------------------------------+
|
| 1050 |
|
|
; Port Connectivity Checks: "T80se:z80_inst|T80:u0" ;
|
| 1051 |
|
|
+------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1052 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1053 |
|
|
+------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1054 |
|
|
; inte ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1055 |
|
|
; stop ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1056 |
|
|
+------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1057 |
|
|
|
| 1058 |
|
|
|
| 1059 |
|
|
+-------------------------------------------------------------------------------------------------------------------+
|
| 1060 |
|
|
; Port Connectivity Checks: "T80se:z80_inst" ;
|
| 1061 |
|
|
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1062 |
|
|
; Port ; Type ; Severity ; Details ;
|
| 1063 |
|
|
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1064 |
|
|
; clken ; Input ; Info ; Stuck at VCC ;
|
| 1065 |
|
|
; wait_n ; Input ; Info ; Stuck at VCC ;
|
| 1066 |
|
|
; int_n ; Input ; Info ; Stuck at VCC ;
|
| 1067 |
|
|
; nmi_n ; Input ; Info ; Stuck at VCC ;
|
| 1068 |
|
|
; busrq_n ; Input ; Info ; Stuck at VCC ;
|
| 1069 |
|
|
; m1_n ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1070 |
|
|
; rfsh_n ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1071 |
|
|
; halt_n ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1072 |
|
|
; busak_n ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
|
| 1073 |
|
|
+---------+--------+----------+-------------------------------------------------------------------------------------+
|
| 1074 |
|
|
|
| 1075 |
|
|
|
| 1076 |
|
|
+-------------------------------+
|
| 1077 |
|
|
; Elapsed Time Per Partition ;
|
| 1078 |
|
|
+----------------+--------------+
|
| 1079 |
|
|
; Partition Name ; Elapsed Time ;
|
| 1080 |
|
|
+----------------+--------------+
|
| 1081 |
|
|
; Top ; 00:00:56 ;
|
| 1082 |
|
|
+----------------+--------------+
|
| 1083 |
|
|
|
| 1084 |
|
|
|
| 1085 |
|
|
+-------------------------------+
|
| 1086 |
|
|
; Analysis & Synthesis Messages ;
|
| 1087 |
|
|
+-------------------------------+
|
| 1088 |
|
|
Info: *******************************************************************
|
| 1089 |
|
|
Info: Running Quartus II 64-Bit Analysis & Synthesis
|
| 1090 |
|
|
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
| 1091 |
|
|
Info: Processing started: Fri Jun 17 12:39:27 2016
|
| 1092 |
|
|
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off z80soc -c 073DE2115d
|
| 1093 |
|
|
Warning (20028): Parallel compilation is not licensed and has been disabled
|
| 1094 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file memorycores/vram.vhd
|
| 1095 |
|
|
Info (12022): Found design unit 1: vram-SYN
|
| 1096 |
|
|
Info (12023): Found entity 1: vram
|
| 1097 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file memorycores/charram.vhd
|
| 1098 |
|
|
Info (12022): Found design unit 1: charram-SYN
|
| 1099 |
|
|
Info (12023): Found entity 1: charram
|
| 1100 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/lcd.vhd
|
| 1101 |
|
|
Info (12022): Found design unit 1: LCD-RTL
|
| 1102 |
|
|
Info (12023): Found entity 1: LCD
|
| 1103 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file memorycores/rom.vhd
|
| 1104 |
|
|
Info (12022): Found design unit 1: rom-SYN
|
| 1105 |
|
|
Info (12023): Found entity 1: rom
|
| 1106 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/keyboard.vhd
|
| 1107 |
|
|
Info (12022): Found design unit 1: keyboard-a
|
| 1108 |
|
|
Info (12023): Found entity 1: keyboard
|
| 1109 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ps2bkd.vhd
|
| 1110 |
|
|
Info (12022): Found design unit 1: ps2kbd-rtl
|
| 1111 |
|
|
Info (12023): Found entity 1: ps2kbd
|
| 1112 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/t80.vhd
|
| 1113 |
|
|
Info (12022): Found design unit 1: T80-rtl
|
| 1114 |
|
|
Info (12023): Found entity 1: T80
|
| 1115 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/t80_alu.vhd
|
| 1116 |
|
|
Info (12022): Found design unit 1: T80_ALU-rtl
|
| 1117 |
|
|
Info (12023): Found entity 1: T80_ALU
|
| 1118 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/t80_mcode.vhd
|
| 1119 |
|
|
Info (12022): Found design unit 1: T80_MCode-rtl
|
| 1120 |
|
|
Info (12023): Found entity 1: T80_MCode
|
| 1121 |
|
|
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/t80_pack.vhd
|
| 1122 |
|
|
Info (12022): Found design unit 1: T80_Pack
|
| 1123 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/t80_reg.vhd
|
| 1124 |
|
|
Info (12022): Found design unit 1: T80_Reg-rtl
|
| 1125 |
|
|
Info (12023): Found entity 1: T80_Reg
|
| 1126 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/t80se.vhd
|
| 1127 |
|
|
Info (12022): Found design unit 1: T80se-rtl
|
| 1128 |
|
|
Info (12023): Found entity 1: T80se
|
| 1129 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/char_rom.vhd
|
| 1130 |
|
|
Info (12022): Found design unit 1: Char_ROM-a
|
| 1131 |
|
|
Info (12023): Found entity 1: Char_ROM
|
| 1132 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/video.vhd
|
| 1133 |
|
|
Info (12022): Found design unit 1: video-A
|
| 1134 |
|
|
Info (12023): Found entity 1: video
|
| 1135 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/clk_div.vhd
|
| 1136 |
|
|
Info (12022): Found design unit 1: clk_div-a
|
| 1137 |
|
|
Info (12023): Found entity 1: clk_div
|
| 1138 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/decoder_7seg.vhd
|
| 1139 |
|
|
Info (12022): Found design unit 1: decoder_7seg-rtl
|
| 1140 |
|
|
Info (12023): Found entity 1: decoder_7seg
|
| 1141 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/z80soc.vhd
|
| 1142 |
|
|
Info (12022): Found design unit 1: Z80SOC-rtl
|
| 1143 |
|
|
Info (12023): Found entity 1: Z80SOC
|
| 1144 |
|
|
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/vga_sync.vhd
|
| 1145 |
|
|
Info (12022): Found design unit 1: VGA_SYNC-a
|
| 1146 |
|
|
Info (12023): Found entity 1: VGA_SYNC
|
| 1147 |
|
|
Info (12021): Found 1 design units, including 0 entities, in source file vhdl/z80soc_pack.vhd
|
| 1148 |
|
|
Info (12022): Found design unit 1: z80soc_pack
|
| 1149 |
|
|
Info (12127): Elaborating entity "Z80SOC" for the top level hierarchy
|
| 1150 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(123): used implicit default value for signal "FL_WP_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1151 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(142): used implicit default value for signal "SD_DAT3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1152 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(143): used implicit default value for signal "SD_CMD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1153 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(144): used implicit default value for signal "SD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1154 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(153): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1155 |
|
|
Warning (10541): VHDL Signal Declaration warning at z80soc.vhd(175): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
|
| 1156 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(329): object "clk1mhz" assigned a value but never read
|
| 1157 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(331): object "clk400hz" assigned a value but never read
|
| 1158 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(333): object "clk10hz" assigned a value but never read
|
| 1159 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(334): object "clk1hz" assigned a value but never read
|
| 1160 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(363): object "vram_web" assigned a value but never read
|
| 1161 |
|
|
Warning (10036): Verilog HDL or VHDL warning at z80soc.vhd(374): object "cram_web" assigned a value but never read
|
| 1162 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(395): used explicit default value for signal "Z80SOC_Arch_reg" because signal was never assigned a value
|
| 1163 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(397): used explicit default value for signal "RAMTOP_reg" because signal was never assigned a value
|
| 1164 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(398): used explicit default value for signal "RAMBOTT_reg" because signal was never assigned a value
|
| 1165 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(399): used explicit default value for signal "LCD_reg" because signal was never assigned a value
|
| 1166 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(400): used explicit default value for signal "VRAM_reg" because signal was never assigned a value
|
| 1167 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(401): used explicit default value for signal "STACK_reg" because signal was never assigned a value
|
| 1168 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(402): used explicit default value for signal "CHARRAM_reg" because signal was never assigned a value
|
| 1169 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(403): used explicit default value for signal "VIDCOLS_reg" because signal was never assigned a value
|
| 1170 |
|
|
Warning (10540): VHDL Signal Declaration warning at z80soc.vhd(404): used explicit default value for signal "VIDROWS_reg" because signal was never assigned a value
|
| 1171 |
|
|
Warning (10873): Using initial value X (don't care) for net "LEDG[8]" at z80soc.vhd(94)
|
| 1172 |
|
|
Warning (10873): Using initial value X (don't care) for net "LEDR[17..16]" at z80soc.vhd(95)
|
| 1173 |
|
|
Warning (10873): Using initial value X (don't care) for net "VGA_R[3..0]" at z80soc.vhd(158)
|
| 1174 |
|
|
Warning (10873): Using initial value X (don't care) for net "VGA_G[3..0]" at z80soc.vhd(159)
|
| 1175 |
|
|
Warning (10873): Using initial value X (don't care) for net "VGA_B[3..0]" at z80soc.vhd(160)
|
| 1176 |
|
|
Info (10041): Inferred latch for "lcdvram[0][0]" at z80soc.vhd(447)
|
| 1177 |
|
|
Info (10041): Inferred latch for "lcdvram[0][1]" at z80soc.vhd(447)
|
| 1178 |
|
|
Info (10041): Inferred latch for "lcdvram[0][2]" at z80soc.vhd(447)
|
| 1179 |
|
|
Info (10041): Inferred latch for "lcdvram[0][3]" at z80soc.vhd(447)
|
| 1180 |
|
|
Info (10041): Inferred latch for "lcdvram[0][4]" at z80soc.vhd(447)
|
| 1181 |
|
|
Info (10041): Inferred latch for "lcdvram[0][5]" at z80soc.vhd(447)
|
| 1182 |
|
|
Info (10041): Inferred latch for "lcdvram[0][6]" at z80soc.vhd(447)
|
| 1183 |
|
|
Info (10041): Inferred latch for "lcdvram[0][7]" at z80soc.vhd(447)
|
| 1184 |
|
|
Info (10041): Inferred latch for "lcdvram[1][0]" at z80soc.vhd(447)
|
| 1185 |
|
|
Info (10041): Inferred latch for "lcdvram[1][1]" at z80soc.vhd(447)
|
| 1186 |
|
|
Info (10041): Inferred latch for "lcdvram[1][2]" at z80soc.vhd(447)
|
| 1187 |
|
|
Info (10041): Inferred latch for "lcdvram[1][3]" at z80soc.vhd(447)
|
| 1188 |
|
|
Info (10041): Inferred latch for "lcdvram[1][4]" at z80soc.vhd(447)
|
| 1189 |
|
|
Info (10041): Inferred latch for "lcdvram[1][5]" at z80soc.vhd(447)
|
| 1190 |
|
|
Info (10041): Inferred latch for "lcdvram[1][6]" at z80soc.vhd(447)
|
| 1191 |
|
|
Info (10041): Inferred latch for "lcdvram[1][7]" at z80soc.vhd(447)
|
| 1192 |
|
|
Info (10041): Inferred latch for "lcdvram[2][0]" at z80soc.vhd(447)
|
| 1193 |
|
|
Info (10041): Inferred latch for "lcdvram[2][1]" at z80soc.vhd(447)
|
| 1194 |
|
|
Info (10041): Inferred latch for "lcdvram[2][2]" at z80soc.vhd(447)
|
| 1195 |
|
|
Info (10041): Inferred latch for "lcdvram[2][3]" at z80soc.vhd(447)
|
| 1196 |
|
|
Info (10041): Inferred latch for "lcdvram[2][4]" at z80soc.vhd(447)
|
| 1197 |
|
|
Info (10041): Inferred latch for "lcdvram[2][5]" at z80soc.vhd(447)
|
| 1198 |
|
|
Info (10041): Inferred latch for "lcdvram[2][6]" at z80soc.vhd(447)
|
| 1199 |
|
|
Info (10041): Inferred latch for "lcdvram[2][7]" at z80soc.vhd(447)
|
| 1200 |
|
|
Info (10041): Inferred latch for "lcdvram[3][0]" at z80soc.vhd(447)
|
| 1201 |
|
|
Info (10041): Inferred latch for "lcdvram[3][1]" at z80soc.vhd(447)
|
| 1202 |
|
|
Info (10041): Inferred latch for "lcdvram[3][2]" at z80soc.vhd(447)
|
| 1203 |
|
|
Info (10041): Inferred latch for "lcdvram[3][3]" at z80soc.vhd(447)
|
| 1204 |
|
|
Info (10041): Inferred latch for "lcdvram[3][4]" at z80soc.vhd(447)
|
| 1205 |
|
|
Info (10041): Inferred latch for "lcdvram[3][5]" at z80soc.vhd(447)
|
| 1206 |
|
|
Info (10041): Inferred latch for "lcdvram[3][6]" at z80soc.vhd(447)
|
| 1207 |
|
|
Info (10041): Inferred latch for "lcdvram[3][7]" at z80soc.vhd(447)
|
| 1208 |
|
|
Info (10041): Inferred latch for "lcdvram[4][0]" at z80soc.vhd(447)
|
| 1209 |
|
|
Info (10041): Inferred latch for "lcdvram[4][1]" at z80soc.vhd(447)
|
| 1210 |
|
|
Info (10041): Inferred latch for "lcdvram[4][2]" at z80soc.vhd(447)
|
| 1211 |
|
|
Info (10041): Inferred latch for "lcdvram[4][3]" at z80soc.vhd(447)
|
| 1212 |
|
|
Info (10041): Inferred latch for "lcdvram[4][4]" at z80soc.vhd(447)
|
| 1213 |
|
|
Info (10041): Inferred latch for "lcdvram[4][5]" at z80soc.vhd(447)
|
| 1214 |
|
|
Info (10041): Inferred latch for "lcdvram[4][6]" at z80soc.vhd(447)
|
| 1215 |
|
|
Info (10041): Inferred latch for "lcdvram[4][7]" at z80soc.vhd(447)
|
| 1216 |
|
|
Info (10041): Inferred latch for "lcdvram[5][0]" at z80soc.vhd(447)
|
| 1217 |
|
|
Info (10041): Inferred latch for "lcdvram[5][1]" at z80soc.vhd(447)
|
| 1218 |
|
|
Info (10041): Inferred latch for "lcdvram[5][2]" at z80soc.vhd(447)
|
| 1219 |
|
|
Info (10041): Inferred latch for "lcdvram[5][3]" at z80soc.vhd(447)
|
| 1220 |
|
|
Info (10041): Inferred latch for "lcdvram[5][4]" at z80soc.vhd(447)
|
| 1221 |
|
|
Info (10041): Inferred latch for "lcdvram[5][5]" at z80soc.vhd(447)
|
| 1222 |
|
|
Info (10041): Inferred latch for "lcdvram[5][6]" at z80soc.vhd(447)
|
| 1223 |
|
|
Info (10041): Inferred latch for "lcdvram[5][7]" at z80soc.vhd(447)
|
| 1224 |
|
|
Info (10041): Inferred latch for "lcdvram[6][0]" at z80soc.vhd(447)
|
| 1225 |
|
|
Info (10041): Inferred latch for "lcdvram[6][1]" at z80soc.vhd(447)
|
| 1226 |
|
|
Info (10041): Inferred latch for "lcdvram[6][2]" at z80soc.vhd(447)
|
| 1227 |
|
|
Info (10041): Inferred latch for "lcdvram[6][3]" at z80soc.vhd(447)
|
| 1228 |
|
|
Info (10041): Inferred latch for "lcdvram[6][4]" at z80soc.vhd(447)
|
| 1229 |
|
|
Info (10041): Inferred latch for "lcdvram[6][5]" at z80soc.vhd(447)
|
| 1230 |
|
|
Info (10041): Inferred latch for "lcdvram[6][6]" at z80soc.vhd(447)
|
| 1231 |
|
|
Info (10041): Inferred latch for "lcdvram[6][7]" at z80soc.vhd(447)
|
| 1232 |
|
|
Info (10041): Inferred latch for "lcdvram[7][0]" at z80soc.vhd(447)
|
| 1233 |
|
|
Info (10041): Inferred latch for "lcdvram[7][1]" at z80soc.vhd(447)
|
| 1234 |
|
|
Info (10041): Inferred latch for "lcdvram[7][2]" at z80soc.vhd(447)
|
| 1235 |
|
|
Info (10041): Inferred latch for "lcdvram[7][3]" at z80soc.vhd(447)
|
| 1236 |
|
|
Info (10041): Inferred latch for "lcdvram[7][4]" at z80soc.vhd(447)
|
| 1237 |
|
|
Info (10041): Inferred latch for "lcdvram[7][5]" at z80soc.vhd(447)
|
| 1238 |
|
|
Info (10041): Inferred latch for "lcdvram[7][6]" at z80soc.vhd(447)
|
| 1239 |
|
|
Info (10041): Inferred latch for "lcdvram[7][7]" at z80soc.vhd(447)
|
| 1240 |
|
|
Info (10041): Inferred latch for "lcdvram[8][0]" at z80soc.vhd(447)
|
| 1241 |
|
|
Info (10041): Inferred latch for "lcdvram[8][1]" at z80soc.vhd(447)
|
| 1242 |
|
|
Info (10041): Inferred latch for "lcdvram[8][2]" at z80soc.vhd(447)
|
| 1243 |
|
|
Info (10041): Inferred latch for "lcdvram[8][3]" at z80soc.vhd(447)
|
| 1244 |
|
|
Info (10041): Inferred latch for "lcdvram[8][4]" at z80soc.vhd(447)
|
| 1245 |
|
|
Info (10041): Inferred latch for "lcdvram[8][5]" at z80soc.vhd(447)
|
| 1246 |
|
|
Info (10041): Inferred latch for "lcdvram[8][6]" at z80soc.vhd(447)
|
| 1247 |
|
|
Info (10041): Inferred latch for "lcdvram[8][7]" at z80soc.vhd(447)
|
| 1248 |
|
|
Info (10041): Inferred latch for "lcdvram[9][0]" at z80soc.vhd(447)
|
| 1249 |
|
|
Info (10041): Inferred latch for "lcdvram[9][1]" at z80soc.vhd(447)
|
| 1250 |
|
|
Info (10041): Inferred latch for "lcdvram[9][2]" at z80soc.vhd(447)
|
| 1251 |
|
|
Info (10041): Inferred latch for "lcdvram[9][3]" at z80soc.vhd(447)
|
| 1252 |
|
|
Info (10041): Inferred latch for "lcdvram[9][4]" at z80soc.vhd(447)
|
| 1253 |
|
|
Info (10041): Inferred latch for "lcdvram[9][5]" at z80soc.vhd(447)
|
| 1254 |
|
|
Info (10041): Inferred latch for "lcdvram[9][6]" at z80soc.vhd(447)
|
| 1255 |
|
|
Info (10041): Inferred latch for "lcdvram[9][7]" at z80soc.vhd(447)
|
| 1256 |
|
|
Info (10041): Inferred latch for "lcdvram[10][0]" at z80soc.vhd(447)
|
| 1257 |
|
|
Info (10041): Inferred latch for "lcdvram[10][1]" at z80soc.vhd(447)
|
| 1258 |
|
|
Info (10041): Inferred latch for "lcdvram[10][2]" at z80soc.vhd(447)
|
| 1259 |
|
|
Info (10041): Inferred latch for "lcdvram[10][3]" at z80soc.vhd(447)
|
| 1260 |
|
|
Info (10041): Inferred latch for "lcdvram[10][4]" at z80soc.vhd(447)
|
| 1261 |
|
|
Info (10041): Inferred latch for "lcdvram[10][5]" at z80soc.vhd(447)
|
| 1262 |
|
|
Info (10041): Inferred latch for "lcdvram[10][6]" at z80soc.vhd(447)
|
| 1263 |
|
|
Info (10041): Inferred latch for "lcdvram[10][7]" at z80soc.vhd(447)
|
| 1264 |
|
|
Info (10041): Inferred latch for "lcdvram[11][0]" at z80soc.vhd(447)
|
| 1265 |
|
|
Info (10041): Inferred latch for "lcdvram[11][1]" at z80soc.vhd(447)
|
| 1266 |
|
|
Info (10041): Inferred latch for "lcdvram[11][2]" at z80soc.vhd(447)
|
| 1267 |
|
|
Info (10041): Inferred latch for "lcdvram[11][3]" at z80soc.vhd(447)
|
| 1268 |
|
|
Info (10041): Inferred latch for "lcdvram[11][4]" at z80soc.vhd(447)
|
| 1269 |
|
|
Info (10041): Inferred latch for "lcdvram[11][5]" at z80soc.vhd(447)
|
| 1270 |
|
|
Info (10041): Inferred latch for "lcdvram[11][6]" at z80soc.vhd(447)
|
| 1271 |
|
|
Info (10041): Inferred latch for "lcdvram[11][7]" at z80soc.vhd(447)
|
| 1272 |
|
|
Info (10041): Inferred latch for "lcdvram[12][0]" at z80soc.vhd(447)
|
| 1273 |
|
|
Info (10041): Inferred latch for "lcdvram[12][1]" at z80soc.vhd(447)
|
| 1274 |
|
|
Info (10041): Inferred latch for "lcdvram[12][2]" at z80soc.vhd(447)
|
| 1275 |
|
|
Info (10041): Inferred latch for "lcdvram[12][3]" at z80soc.vhd(447)
|
| 1276 |
|
|
Info (10041): Inferred latch for "lcdvram[12][4]" at z80soc.vhd(447)
|
| 1277 |
|
|
Info (10041): Inferred latch for "lcdvram[12][5]" at z80soc.vhd(447)
|
| 1278 |
|
|
Info (10041): Inferred latch for "lcdvram[12][6]" at z80soc.vhd(447)
|
| 1279 |
|
|
Info (10041): Inferred latch for "lcdvram[12][7]" at z80soc.vhd(447)
|
| 1280 |
|
|
Info (10041): Inferred latch for "lcdvram[13][0]" at z80soc.vhd(447)
|
| 1281 |
|
|
Info (10041): Inferred latch for "lcdvram[13][1]" at z80soc.vhd(447)
|
| 1282 |
|
|
Info (10041): Inferred latch for "lcdvram[13][2]" at z80soc.vhd(447)
|
| 1283 |
|
|
Info (10041): Inferred latch for "lcdvram[13][3]" at z80soc.vhd(447)
|
| 1284 |
|
|
Info (10041): Inferred latch for "lcdvram[13][4]" at z80soc.vhd(447)
|
| 1285 |
|
|
Info (10041): Inferred latch for "lcdvram[13][5]" at z80soc.vhd(447)
|
| 1286 |
|
|
Info (10041): Inferred latch for "lcdvram[13][6]" at z80soc.vhd(447)
|
| 1287 |
|
|
Info (10041): Inferred latch for "lcdvram[13][7]" at z80soc.vhd(447)
|
| 1288 |
|
|
Info (10041): Inferred latch for "lcdvram[14][0]" at z80soc.vhd(447)
|
| 1289 |
|
|
Info (10041): Inferred latch for "lcdvram[14][1]" at z80soc.vhd(447)
|
| 1290 |
|
|
Info (10041): Inferred latch for "lcdvram[14][2]" at z80soc.vhd(447)
|
| 1291 |
|
|
Info (10041): Inferred latch for "lcdvram[14][3]" at z80soc.vhd(447)
|
| 1292 |
|
|
Info (10041): Inferred latch for "lcdvram[14][4]" at z80soc.vhd(447)
|
| 1293 |
|
|
Info (10041): Inferred latch for "lcdvram[14][5]" at z80soc.vhd(447)
|
| 1294 |
|
|
Info (10041): Inferred latch for "lcdvram[14][6]" at z80soc.vhd(447)
|
| 1295 |
|
|
Info (10041): Inferred latch for "lcdvram[14][7]" at z80soc.vhd(447)
|
| 1296 |
|
|
Info (10041): Inferred latch for "lcdvram[15][0]" at z80soc.vhd(447)
|
| 1297 |
|
|
Info (10041): Inferred latch for "lcdvram[15][1]" at z80soc.vhd(447)
|
| 1298 |
|
|
Info (10041): Inferred latch for "lcdvram[15][2]" at z80soc.vhd(447)
|
| 1299 |
|
|
Info (10041): Inferred latch for "lcdvram[15][3]" at z80soc.vhd(447)
|
| 1300 |
|
|
Info (10041): Inferred latch for "lcdvram[15][4]" at z80soc.vhd(447)
|
| 1301 |
|
|
Info (10041): Inferred latch for "lcdvram[15][5]" at z80soc.vhd(447)
|
| 1302 |
|
|
Info (10041): Inferred latch for "lcdvram[15][6]" at z80soc.vhd(447)
|
| 1303 |
|
|
Info (10041): Inferred latch for "lcdvram[15][7]" at z80soc.vhd(447)
|
| 1304 |
|
|
Info (10041): Inferred latch for "lcdvram[16][0]" at z80soc.vhd(447)
|
| 1305 |
|
|
Info (10041): Inferred latch for "lcdvram[16][1]" at z80soc.vhd(447)
|
| 1306 |
|
|
Info (10041): Inferred latch for "lcdvram[16][2]" at z80soc.vhd(447)
|
| 1307 |
|
|
Info (10041): Inferred latch for "lcdvram[16][3]" at z80soc.vhd(447)
|
| 1308 |
|
|
Info (10041): Inferred latch for "lcdvram[16][4]" at z80soc.vhd(447)
|
| 1309 |
|
|
Info (10041): Inferred latch for "lcdvram[16][5]" at z80soc.vhd(447)
|
| 1310 |
|
|
Info (10041): Inferred latch for "lcdvram[16][6]" at z80soc.vhd(447)
|
| 1311 |
|
|
Info (10041): Inferred latch for "lcdvram[16][7]" at z80soc.vhd(447)
|
| 1312 |
|
|
Info (10041): Inferred latch for "lcdvram[17][0]" at z80soc.vhd(447)
|
| 1313 |
|
|
Info (10041): Inferred latch for "lcdvram[17][1]" at z80soc.vhd(447)
|
| 1314 |
|
|
Info (10041): Inferred latch for "lcdvram[17][2]" at z80soc.vhd(447)
|
| 1315 |
|
|
Info (10041): Inferred latch for "lcdvram[17][3]" at z80soc.vhd(447)
|
| 1316 |
|
|
Info (10041): Inferred latch for "lcdvram[17][4]" at z80soc.vhd(447)
|
| 1317 |
|
|
Info (10041): Inferred latch for "lcdvram[17][5]" at z80soc.vhd(447)
|
| 1318 |
|
|
Info (10041): Inferred latch for "lcdvram[17][6]" at z80soc.vhd(447)
|
| 1319 |
|
|
Info (10041): Inferred latch for "lcdvram[17][7]" at z80soc.vhd(447)
|
| 1320 |
|
|
Info (10041): Inferred latch for "lcdvram[18][0]" at z80soc.vhd(447)
|
| 1321 |
|
|
Info (10041): Inferred latch for "lcdvram[18][1]" at z80soc.vhd(447)
|
| 1322 |
|
|
Info (10041): Inferred latch for "lcdvram[18][2]" at z80soc.vhd(447)
|
| 1323 |
|
|
Info (10041): Inferred latch for "lcdvram[18][3]" at z80soc.vhd(447)
|
| 1324 |
|
|
Info (10041): Inferred latch for "lcdvram[18][4]" at z80soc.vhd(447)
|
| 1325 |
|
|
Info (10041): Inferred latch for "lcdvram[18][5]" at z80soc.vhd(447)
|
| 1326 |
|
|
Info (10041): Inferred latch for "lcdvram[18][6]" at z80soc.vhd(447)
|
| 1327 |
|
|
Info (10041): Inferred latch for "lcdvram[18][7]" at z80soc.vhd(447)
|
| 1328 |
|
|
Info (10041): Inferred latch for "lcdvram[19][0]" at z80soc.vhd(447)
|
| 1329 |
|
|
Info (10041): Inferred latch for "lcdvram[19][1]" at z80soc.vhd(447)
|
| 1330 |
|
|
Info (10041): Inferred latch for "lcdvram[19][2]" at z80soc.vhd(447)
|
| 1331 |
|
|
Info (10041): Inferred latch for "lcdvram[19][3]" at z80soc.vhd(447)
|
| 1332 |
|
|
Info (10041): Inferred latch for "lcdvram[19][4]" at z80soc.vhd(447)
|
| 1333 |
|
|
Info (10041): Inferred latch for "lcdvram[19][5]" at z80soc.vhd(447)
|
| 1334 |
|
|
Info (10041): Inferred latch for "lcdvram[19][6]" at z80soc.vhd(447)
|
| 1335 |
|
|
Info (10041): Inferred latch for "lcdvram[19][7]" at z80soc.vhd(447)
|
| 1336 |
|
|
Info (10041): Inferred latch for "lcdvram[20][0]" at z80soc.vhd(447)
|
| 1337 |
|
|
Info (10041): Inferred latch for "lcdvram[20][1]" at z80soc.vhd(447)
|
| 1338 |
|
|
Info (10041): Inferred latch for "lcdvram[20][2]" at z80soc.vhd(447)
|
| 1339 |
|
|
Info (10041): Inferred latch for "lcdvram[20][3]" at z80soc.vhd(447)
|
| 1340 |
|
|
Info (10041): Inferred latch for "lcdvram[20][4]" at z80soc.vhd(447)
|
| 1341 |
|
|
Info (10041): Inferred latch for "lcdvram[20][5]" at z80soc.vhd(447)
|
| 1342 |
|
|
Info (10041): Inferred latch for "lcdvram[20][6]" at z80soc.vhd(447)
|
| 1343 |
|
|
Info (10041): Inferred latch for "lcdvram[20][7]" at z80soc.vhd(447)
|
| 1344 |
|
|
Info (10041): Inferred latch for "lcdvram[21][0]" at z80soc.vhd(447)
|
| 1345 |
|
|
Info (10041): Inferred latch for "lcdvram[21][1]" at z80soc.vhd(447)
|
| 1346 |
|
|
Info (10041): Inferred latch for "lcdvram[21][2]" at z80soc.vhd(447)
|
| 1347 |
|
|
Info (10041): Inferred latch for "lcdvram[21][3]" at z80soc.vhd(447)
|
| 1348 |
|
|
Info (10041): Inferred latch for "lcdvram[21][4]" at z80soc.vhd(447)
|
| 1349 |
|
|
Info (10041): Inferred latch for "lcdvram[21][5]" at z80soc.vhd(447)
|
| 1350 |
|
|
Info (10041): Inferred latch for "lcdvram[21][6]" at z80soc.vhd(447)
|
| 1351 |
|
|
Info (10041): Inferred latch for "lcdvram[21][7]" at z80soc.vhd(447)
|
| 1352 |
|
|
Info (10041): Inferred latch for "lcdvram[22][0]" at z80soc.vhd(447)
|
| 1353 |
|
|
Info (10041): Inferred latch for "lcdvram[22][1]" at z80soc.vhd(447)
|
| 1354 |
|
|
Info (10041): Inferred latch for "lcdvram[22][2]" at z80soc.vhd(447)
|
| 1355 |
|
|
Info (10041): Inferred latch for "lcdvram[22][3]" at z80soc.vhd(447)
|
| 1356 |
|
|
Info (10041): Inferred latch for "lcdvram[22][4]" at z80soc.vhd(447)
|
| 1357 |
|
|
Info (10041): Inferred latch for "lcdvram[22][5]" at z80soc.vhd(447)
|
| 1358 |
|
|
Info (10041): Inferred latch for "lcdvram[22][6]" at z80soc.vhd(447)
|
| 1359 |
|
|
Info (10041): Inferred latch for "lcdvram[22][7]" at z80soc.vhd(447)
|
| 1360 |
|
|
Info (10041): Inferred latch for "lcdvram[23][0]" at z80soc.vhd(447)
|
| 1361 |
|
|
Info (10041): Inferred latch for "lcdvram[23][1]" at z80soc.vhd(447)
|
| 1362 |
|
|
Info (10041): Inferred latch for "lcdvram[23][2]" at z80soc.vhd(447)
|
| 1363 |
|
|
Info (10041): Inferred latch for "lcdvram[23][3]" at z80soc.vhd(447)
|
| 1364 |
|
|
Info (10041): Inferred latch for "lcdvram[23][4]" at z80soc.vhd(447)
|
| 1365 |
|
|
Info (10041): Inferred latch for "lcdvram[23][5]" at z80soc.vhd(447)
|
| 1366 |
|
|
Info (10041): Inferred latch for "lcdvram[23][6]" at z80soc.vhd(447)
|
| 1367 |
|
|
Info (10041): Inferred latch for "lcdvram[23][7]" at z80soc.vhd(447)
|
| 1368 |
|
|
Info (10041): Inferred latch for "lcdvram[24][0]" at z80soc.vhd(447)
|
| 1369 |
|
|
Info (10041): Inferred latch for "lcdvram[24][1]" at z80soc.vhd(447)
|
| 1370 |
|
|
Info (10041): Inferred latch for "lcdvram[24][2]" at z80soc.vhd(447)
|
| 1371 |
|
|
Info (10041): Inferred latch for "lcdvram[24][3]" at z80soc.vhd(447)
|
| 1372 |
|
|
Info (10041): Inferred latch for "lcdvram[24][4]" at z80soc.vhd(447)
|
| 1373 |
|
|
Info (10041): Inferred latch for "lcdvram[24][5]" at z80soc.vhd(447)
|
| 1374 |
|
|
Info (10041): Inferred latch for "lcdvram[24][6]" at z80soc.vhd(447)
|
| 1375 |
|
|
Info (10041): Inferred latch for "lcdvram[24][7]" at z80soc.vhd(447)
|
| 1376 |
|
|
Info (10041): Inferred latch for "lcdvram[25][0]" at z80soc.vhd(447)
|
| 1377 |
|
|
Info (10041): Inferred latch for "lcdvram[25][1]" at z80soc.vhd(447)
|
| 1378 |
|
|
Info (10041): Inferred latch for "lcdvram[25][2]" at z80soc.vhd(447)
|
| 1379 |
|
|
Info (10041): Inferred latch for "lcdvram[25][3]" at z80soc.vhd(447)
|
| 1380 |
|
|
Info (10041): Inferred latch for "lcdvram[25][4]" at z80soc.vhd(447)
|
| 1381 |
|
|
Info (10041): Inferred latch for "lcdvram[25][5]" at z80soc.vhd(447)
|
| 1382 |
|
|
Info (10041): Inferred latch for "lcdvram[25][6]" at z80soc.vhd(447)
|
| 1383 |
|
|
Info (10041): Inferred latch for "lcdvram[25][7]" at z80soc.vhd(447)
|
| 1384 |
|
|
Info (10041): Inferred latch for "lcdvram[26][0]" at z80soc.vhd(447)
|
| 1385 |
|
|
Info (10041): Inferred latch for "lcdvram[26][1]" at z80soc.vhd(447)
|
| 1386 |
|
|
Info (10041): Inferred latch for "lcdvram[26][2]" at z80soc.vhd(447)
|
| 1387 |
|
|
Info (10041): Inferred latch for "lcdvram[26][3]" at z80soc.vhd(447)
|
| 1388 |
|
|
Info (10041): Inferred latch for "lcdvram[26][4]" at z80soc.vhd(447)
|
| 1389 |
|
|
Info (10041): Inferred latch for "lcdvram[26][5]" at z80soc.vhd(447)
|
| 1390 |
|
|
Info (10041): Inferred latch for "lcdvram[26][6]" at z80soc.vhd(447)
|
| 1391 |
|
|
Info (10041): Inferred latch for "lcdvram[26][7]" at z80soc.vhd(447)
|
| 1392 |
|
|
Info (10041): Inferred latch for "lcdvram[27][0]" at z80soc.vhd(447)
|
| 1393 |
|
|
Info (10041): Inferred latch for "lcdvram[27][1]" at z80soc.vhd(447)
|
| 1394 |
|
|
Info (10041): Inferred latch for "lcdvram[27][2]" at z80soc.vhd(447)
|
| 1395 |
|
|
Info (10041): Inferred latch for "lcdvram[27][3]" at z80soc.vhd(447)
|
| 1396 |
|
|
Info (10041): Inferred latch for "lcdvram[27][4]" at z80soc.vhd(447)
|
| 1397 |
|
|
Info (10041): Inferred latch for "lcdvram[27][5]" at z80soc.vhd(447)
|
| 1398 |
|
|
Info (10041): Inferred latch for "lcdvram[27][6]" at z80soc.vhd(447)
|
| 1399 |
|
|
Info (10041): Inferred latch for "lcdvram[27][7]" at z80soc.vhd(447)
|
| 1400 |
|
|
Info (10041): Inferred latch for "lcdvram[28][0]" at z80soc.vhd(447)
|
| 1401 |
|
|
Info (10041): Inferred latch for "lcdvram[28][1]" at z80soc.vhd(447)
|
| 1402 |
|
|
Info (10041): Inferred latch for "lcdvram[28][2]" at z80soc.vhd(447)
|
| 1403 |
|
|
Info (10041): Inferred latch for "lcdvram[28][3]" at z80soc.vhd(447)
|
| 1404 |
|
|
Info (10041): Inferred latch for "lcdvram[28][4]" at z80soc.vhd(447)
|
| 1405 |
|
|
Info (10041): Inferred latch for "lcdvram[28][5]" at z80soc.vhd(447)
|
| 1406 |
|
|
Info (10041): Inferred latch for "lcdvram[28][6]" at z80soc.vhd(447)
|
| 1407 |
|
|
Info (10041): Inferred latch for "lcdvram[28][7]" at z80soc.vhd(447)
|
| 1408 |
|
|
Info (10041): Inferred latch for "lcdvram[29][0]" at z80soc.vhd(447)
|
| 1409 |
|
|
Info (10041): Inferred latch for "lcdvram[29][1]" at z80soc.vhd(447)
|
| 1410 |
|
|
Info (10041): Inferred latch for "lcdvram[29][2]" at z80soc.vhd(447)
|
| 1411 |
|
|
Info (10041): Inferred latch for "lcdvram[29][3]" at z80soc.vhd(447)
|
| 1412 |
|
|
Info (10041): Inferred latch for "lcdvram[29][4]" at z80soc.vhd(447)
|
| 1413 |
|
|
Info (10041): Inferred latch for "lcdvram[29][5]" at z80soc.vhd(447)
|
| 1414 |
|
|
Info (10041): Inferred latch for "lcdvram[29][6]" at z80soc.vhd(447)
|
| 1415 |
|
|
Info (10041): Inferred latch for "lcdvram[29][7]" at z80soc.vhd(447)
|
| 1416 |
|
|
Info (10041): Inferred latch for "lcdvram[30][0]" at z80soc.vhd(447)
|
| 1417 |
|
|
Info (10041): Inferred latch for "lcdvram[30][1]" at z80soc.vhd(447)
|
| 1418 |
|
|
Info (10041): Inferred latch for "lcdvram[30][2]" at z80soc.vhd(447)
|
| 1419 |
|
|
Info (10041): Inferred latch for "lcdvram[30][3]" at z80soc.vhd(447)
|
| 1420 |
|
|
Info (10041): Inferred latch for "lcdvram[30][4]" at z80soc.vhd(447)
|
| 1421 |
|
|
Info (10041): Inferred latch for "lcdvram[30][5]" at z80soc.vhd(447)
|
| 1422 |
|
|
Info (10041): Inferred latch for "lcdvram[30][6]" at z80soc.vhd(447)
|
| 1423 |
|
|
Info (10041): Inferred latch for "lcdvram[30][7]" at z80soc.vhd(447)
|
| 1424 |
|
|
Info (10041): Inferred latch for "lcdvram[31][0]" at z80soc.vhd(447)
|
| 1425 |
|
|
Info (10041): Inferred latch for "lcdvram[31][1]" at z80soc.vhd(447)
|
| 1426 |
|
|
Info (10041): Inferred latch for "lcdvram[31][2]" at z80soc.vhd(447)
|
| 1427 |
|
|
Info (10041): Inferred latch for "lcdvram[31][3]" at z80soc.vhd(447)
|
| 1428 |
|
|
Info (10041): Inferred latch for "lcdvram[31][4]" at z80soc.vhd(447)
|
| 1429 |
|
|
Info (10041): Inferred latch for "lcdvram[31][5]" at z80soc.vhd(447)
|
| 1430 |
|
|
Info (10041): Inferred latch for "lcdvram[31][6]" at z80soc.vhd(447)
|
| 1431 |
|
|
Info (10041): Inferred latch for "lcdvram[31][7]" at z80soc.vhd(447)
|
| 1432 |
|
|
Info (12128): Elaborating entity "T80se" for hierarchy "T80se:z80_inst"
|
| 1433 |
|
|
Info (12128): Elaborating entity "T80" for hierarchy "T80se:z80_inst|T80:u0"
|
| 1434 |
|
|
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80se:z80_inst|T80:u0|T80_MCode:mcode"
|
| 1435 |
|
|
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80se:z80_inst|T80:u0|T80_ALU:alu"
|
| 1436 |
|
|
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80se:z80_inst|T80:u0|T80_Reg:Regs"
|
| 1437 |
|
|
Info (12128): Elaborating entity "video" for hierarchy "video:video_inst"
|
| 1438 |
|
|
Warning (10036): Verilog HDL or VHDL warning at video.vhd(54): object "video_on_sig" assigned a value but never read
|
| 1439 |
|
|
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "video:video_inst|VGA_SYNC:vga_sync_inst"
|
| 1440 |
|
|
Info (12128): Elaborating entity "vram" for hierarchy "vram:vram_inst"
|
| 1441 |
|
|
Info (12128): Elaborating entity "altsyncram" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component"
|
| 1442 |
|
|
Info (12130): Elaborated megafunction instantiation "vram:vram_inst|altsyncram:altsyncram_component"
|
| 1443 |
|
|
Info (12133): Instantiated megafunction "vram:vram_inst|altsyncram:altsyncram_component" with the following parameter:
|
| 1444 |
|
|
Info (12134): Parameter "address_reg_b" = "CLOCK1"
|
| 1445 |
|
|
Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
|
| 1446 |
|
|
Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
|
| 1447 |
|
|
Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
|
| 1448 |
|
|
Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
|
| 1449 |
|
|
Info (12134): Parameter "intended_device_family" = "Cyclone II"
|
| 1450 |
|
|
Info (12134): Parameter "lpm_type" = "altsyncram"
|
| 1451 |
|
|
Info (12134): Parameter "numwords_a" = "6143"
|
| 1452 |
|
|
Info (12134): Parameter "numwords_b" = "6143"
|
| 1453 |
|
|
Info (12134): Parameter "operation_mode" = "DUAL_PORT"
|
| 1454 |
|
|
Info (12134): Parameter "outdata_aclr_b" = "NONE"
|
| 1455 |
|
|
Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
|
| 1456 |
|
|
Info (12134): Parameter "power_up_uninitialized" = "FALSE"
|
| 1457 |
|
|
Info (12134): Parameter "widthad_a" = "13"
|
| 1458 |
|
|
Info (12134): Parameter "widthad_b" = "13"
|
| 1459 |
|
|
Info (12134): Parameter "width_a" = "8"
|
| 1460 |
|
|
Info (12134): Parameter "width_b" = "8"
|
| 1461 |
|
|
Info (12134): Parameter "width_byteena_a" = "1"
|
| 1462 |
|
|
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oal1.tdf
|
| 1463 |
|
|
Info (12023): Found entity 1: altsyncram_oal1
|
| 1464 |
|
|
Info (12128): Elaborating entity "altsyncram_oal1" for hierarchy "vram:vram_inst|altsyncram:altsyncram_component|altsyncram_oal1:auto_generated"
|
| 1465 |
|
|
Info (12128): Elaborating entity "charram" for hierarchy "charram:cram"
|
| 1466 |
|
|
Info (12128): Elaborating entity "altsyncram" for hierarchy "charram:cram|altsyncram:altsyncram_component"
|
| 1467 |
|
|
Info (12130): Elaborated megafunction instantiation "charram:cram|altsyncram:altsyncram_component"
|
| 1468 |
|
|
Info (12133): Instantiated megafunction "charram:cram|altsyncram:altsyncram_component" with the following parameter:
|
| 1469 |
|
|
Info (12134): Parameter "address_reg_b" = "CLOCK1"
|
| 1470 |
|
|
Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
|
| 1471 |
|
|
Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
|
| 1472 |
|
|
Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
|
| 1473 |
|
|
Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
|
| 1474 |
|
|
Info (12134): Parameter "init_file" = "./ROMdata/lat9-08.mif"
|
| 1475 |
|
|
Info (12134): Parameter "intended_device_family" = "Cyclone II"
|
| 1476 |
|
|
Info (12134): Parameter "lpm_type" = "altsyncram"
|
| 1477 |
|
|
Info (12134): Parameter "numwords_a" = "2048"
|
| 1478 |
|
|
Info (12134): Parameter "numwords_b" = "2048"
|
| 1479 |
|
|
Info (12134): Parameter "operation_mode" = "DUAL_PORT"
|
| 1480 |
|
|
Info (12134): Parameter "outdata_aclr_b" = "NONE"
|
| 1481 |
|
|
Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
|
| 1482 |
|
|
Info (12134): Parameter "power_up_uninitialized" = "FALSE"
|
| 1483 |
|
|
Info (12134): Parameter "widthad_a" = "11"
|
| 1484 |
|
|
Info (12134): Parameter "widthad_b" = "11"
|
| 1485 |
|
|
Info (12134): Parameter "width_a" = "8"
|
| 1486 |
|
|
Info (12134): Parameter "width_b" = "8"
|
| 1487 |
|
|
Info (12134): Parameter "width_byteena_a" = "1"
|
| 1488 |
|
|
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l4o1.tdf
|
| 1489 |
|
|
Info (12023): Found entity 1: altsyncram_l4o1
|
| 1490 |
|
|
Info (12128): Elaborating entity "altsyncram_l4o1" for hierarchy "charram:cram|altsyncram:altsyncram_component|altsyncram_l4o1:auto_generated"
|
| 1491 |
|
|
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst"
|
| 1492 |
|
|
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component"
|
| 1493 |
|
|
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component"
|
| 1494 |
|
|
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter:
|
| 1495 |
|
|
Info (12134): Parameter "address_aclr_a" = "NONE"
|
| 1496 |
|
|
Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
|
| 1497 |
|
|
Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
|
| 1498 |
|
|
Info (12134): Parameter "init_file" = "../ROMdata/rom.hex"
|
| 1499 |
|
|
Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
|
| 1500 |
|
|
Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
|
| 1501 |
|
|
Info (12134): Parameter "lpm_type" = "altsyncram"
|
| 1502 |
|
|
Info (12134): Parameter "numwords_a" = "16384"
|
| 1503 |
|
|
Info (12134): Parameter "operation_mode" = "ROM"
|
| 1504 |
|
|
Info (12134): Parameter "outdata_aclr_a" = "NONE"
|
| 1505 |
|
|
Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
|
| 1506 |
|
|
Info (12134): Parameter "widthad_a" = "14"
|
| 1507 |
|
|
Info (12134): Parameter "width_a" = "8"
|
| 1508 |
|
|
Info (12134): Parameter "width_byteena_a" = "1"
|
| 1509 |
|
|
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f0a1.tdf
|
| 1510 |
|
|
Info (12023): Found entity 1: altsyncram_f0a1
|
| 1511 |
|
|
Info (12128): Elaborating entity "altsyncram_f0a1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated"
|
| 1512 |
|
|
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
|
| 1513 |
|
|
Info (12023): Found entity 1: decode_c8a
|
| 1514 |
|
|
Info (12128): Elaborating entity "decode_c8a" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated|decode_c8a:rden_decode"
|
| 1515 |
|
|
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
|
| 1516 |
|
|
Info (12023): Found entity 1: mux_3nb
|
| 1517 |
|
|
Info (12128): Elaborating entity "mux_3nb" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_f0a1:auto_generated|mux_3nb:mux2"
|
| 1518 |
|
|
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clkdiv_inst"
|
| 1519 |
|
|
Info (12128): Elaborating entity "decoder_7seg" for hierarchy "decoder_7seg:DISPHEX0"
|
| 1520 |
|
|
Info (12128): Elaborating entity "ps2kbd" for hierarchy "ps2kbd:ps2_kbd_inst"
|
| 1521 |
|
|
Warning (10492): VHDL Process Statement warning at ps2bkd.vhd(58): signal "caps" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
|
| 1522 |
|
|
Warning (10492): VHDL Process Statement warning at ps2bkd.vhd(58): signal "scan_code_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
|
| 1523 |
|
|
Info (12128): Elaborating entity "keyboard" for hierarchy "ps2kbd:ps2_kbd_inst|keyboard:kbd_inst"
|
| 1524 |
|
|
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:lcd_inst"
|
| 1525 |
|
|
Warning (19016): Clock multiplexers are found and protected
|
| 1526 |
|
|
Warning (19017): Found clock multiplexer Clk_Z80
|
| 1527 |
|
|
Warning (19017): Found clock multiplexer Clk_Z80~synth
|
| 1528 |
|
|
Warning (19017): Found clock multiplexer Clk_Z80~synth
|
| 1529 |
|
|
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
|
| 1530 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[0]" feeding internal logic into a wire
|
| 1531 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[1]" feeding internal logic into a wire
|
| 1532 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[2]" feeding internal logic into a wire
|
| 1533 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[3]" feeding internal logic into a wire
|
| 1534 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[4]" feeding internal logic into a wire
|
| 1535 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[5]" feeding internal logic into a wire
|
| 1536 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[6]" feeding internal logic into a wire
|
| 1537 |
|
|
Warning (13049): Converted tri-state buffer "DI_CPU[7]" feeding internal logic into a wire
|
| 1538 |
|
|
Warning (13039): The following bidir pins have no drivers
|
| 1539 |
|
|
Warning (13040): Bidir "PS2_DAT" has no driver
|
| 1540 |
|
|
Warning (13040): Bidir "PS2_CLK" has no driver
|
| 1541 |
|
|
Warning (13040): Bidir "SD_DAT1" has no driver
|
| 1542 |
|
|
Warning (13040): Bidir "SD_DAT2" has no driver
|
| 1543 |
|
|
Warning (13040): Bidir "PS2_DAT2" has no driver
|
| 1544 |
|
|
Warning (13040): Bidir "PS2_CLK2" has no driver
|
| 1545 |
|
|
Info (13000): Registers with preset signals will power-up high
|
| 1546 |
|
|
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
|
| 1547 |
|
|
Warning (13009): TRI or OPNDRN buffers permanently enabled
|
| 1548 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[0]"
|
| 1549 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[1]"
|
| 1550 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[2]"
|
| 1551 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[3]"
|
| 1552 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[4]"
|
| 1553 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[5]"
|
| 1554 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[6]"
|
| 1555 |
|
|
Warning (13010): Node "LCD:lcd_inst|data_bus[7]"
|
| 1556 |
|
|
Warning (13024): Output pins are stuck at VCC or GND
|
| 1557 |
|
|
Warning (13410): Pin "LEDG[8]" is stuck at GND
|
| 1558 |
|
|
Warning (13410): Pin "LEDR[16]" is stuck at GND
|
| 1559 |
|
|
Warning (13410): Pin "LEDR[17]" is stuck at GND
|
| 1560 |
|
|
Warning (13410): Pin "DRAM_BA_0" is stuck at GND
|
| 1561 |
|
|
Warning (13410): Pin "DRAM_BA_1" is stuck at GND
|
| 1562 |
|
|
Warning (13410): Pin "DRAM_DQM_0" is stuck at GND
|
| 1563 |
|
|
Warning (13410): Pin "DRAM_DQM_1" is stuck at GND
|
| 1564 |
|
|
Warning (13410): Pin "DRAM_DQM_2" is stuck at GND
|
| 1565 |
|
|
Warning (13410): Pin "DRAM_DQM_3" is stuck at GND
|
| 1566 |
|
|
Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
|
| 1567 |
|
|
Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
|
| 1568 |
|
|
Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
|
| 1569 |
|
|
Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
|
| 1570 |
|
|
Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
|
| 1571 |
|
|
Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
|
| 1572 |
|
|
Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
|
| 1573 |
|
|
Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
|
| 1574 |
|
|
Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
|
| 1575 |
|
|
Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
|
| 1576 |
|
|
Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
|
| 1577 |
|
|
Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
|
| 1578 |
|
|
Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
|
| 1579 |
|
|
Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
|
| 1580 |
|
|
Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
|
| 1581 |
|
|
Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
|
| 1582 |
|
|
Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
|
| 1583 |
|
|
Warning (13410): Pin "DRAM_CLK" is stuck at GND
|
| 1584 |
|
|
Warning (13410): Pin "DRAM_CKE" is stuck at GND
|
| 1585 |
|
|
Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
|
| 1586 |
|
|
Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
|
| 1587 |
|
|
Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
|
| 1588 |
|
|
Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
|
| 1589 |
|
|
Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
|
| 1590 |
|
|
Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
|
| 1591 |
|
|
Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
|
| 1592 |
|
|
Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
|
| 1593 |
|
|
Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
|
| 1594 |
|
|
Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
|
| 1595 |
|
|
Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
|
| 1596 |
|
|
Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
|
| 1597 |
|
|
Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
|
| 1598 |
|
|
Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
|
| 1599 |
|
|
Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
|
| 1600 |
|
|
Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
|
| 1601 |
|
|
Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
|
| 1602 |
|
|
Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
|
| 1603 |
|
|
Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
|
| 1604 |
|
|
Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
|
| 1605 |
|
|
Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
|
| 1606 |
|
|
Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
|
| 1607 |
|
|
Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
|
| 1608 |
|
|
Warning (13410): Pin "FL_WP_N" is stuck at GND
|
| 1609 |
|
|
Warning (13410): Pin "FL_WE_N" is stuck at VCC
|
| 1610 |
|
|
Warning (13410): Pin "FL_RST_N" is stuck at GND
|
| 1611 |
|
|
Warning (13410): Pin "FL_OE_N" is stuck at VCC
|
| 1612 |
|
|
Warning (13410): Pin "FL_CE_N" is stuck at VCC
|
| 1613 |
|
|
Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
|
| 1614 |
|
|
Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
|
| 1615 |
|
|
Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
|
| 1616 |
|
|
Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
|
| 1617 |
|
|
Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
|
| 1618 |
|
|
Warning (13410): Pin "SRAM_LB_N" is stuck at GND
|
| 1619 |
|
|
Warning (13410): Pin "SRAM_CE_N" is stuck at GND
|
| 1620 |
|
|
Warning (13410): Pin "SD_DAT3" is stuck at GND
|
| 1621 |
|
|
Warning (13410): Pin "SD_CMD" is stuck at GND
|
| 1622 |
|
|
Warning (13410): Pin "SD_CLK" is stuck at GND
|
| 1623 |
|
|
Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
|
| 1624 |
|
|
Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
|
| 1625 |
|
|
Warning (13410): Pin "VGA_R[0]" is stuck at GND
|
| 1626 |
|
|
Warning (13410): Pin "VGA_R[1]" is stuck at GND
|
| 1627 |
|
|
Warning (13410): Pin "VGA_R[2]" is stuck at GND
|
| 1628 |
|
|
Warning (13410): Pin "VGA_R[3]" is stuck at GND
|
| 1629 |
|
|
Warning (13410): Pin "VGA_R[4]" is stuck at GND
|
| 1630 |
|
|
Warning (13410): Pin "VGA_R[5]" is stuck at GND
|
| 1631 |
|
|
Warning (13410): Pin "VGA_R[6]" is stuck at GND
|
| 1632 |
|
|
Warning (13410): Pin "VGA_R[7]" is stuck at GND
|
| 1633 |
|
|
Warning (13410): Pin "VGA_G[0]" is stuck at GND
|
| 1634 |
|
|
Warning (13410): Pin "VGA_G[1]" is stuck at GND
|
| 1635 |
|
|
Warning (13410): Pin "VGA_G[2]" is stuck at GND
|
| 1636 |
|
|
Warning (13410): Pin "VGA_G[3]" is stuck at GND
|
| 1637 |
|
|
Warning (13410): Pin "VGA_G[4]" is stuck at GND
|
| 1638 |
|
|
Warning (13410): Pin "VGA_G[5]" is stuck at GND
|
| 1639 |
|
|
Warning (13410): Pin "VGA_G[6]" is stuck at GND
|
| 1640 |
|
|
Warning (13410): Pin "VGA_G[7]" is stuck at GND
|
| 1641 |
|
|
Warning (13410): Pin "VGA_B[0]" is stuck at GND
|
| 1642 |
|
|
Warning (13410): Pin "VGA_B[1]" is stuck at GND
|
| 1643 |
|
|
Warning (13410): Pin "VGA_B[2]" is stuck at GND
|
| 1644 |
|
|
Warning (13410): Pin "VGA_B[3]" is stuck at GND
|
| 1645 |
|
|
Warning (13410): Pin "AUD_DACDAT" is stuck at GND
|
| 1646 |
|
|
Warning (13410): Pin "AUD_XCK" is stuck at GND
|
| 1647 |
|
|
Warning (13410): Pin "LCD_RW" is stuck at GND
|
| 1648 |
|
|
Warning (13410): Pin "LCD_BLON" is stuck at GND
|
| 1649 |
|
|
Info (286030): Timing-Driven Synthesis is running
|
| 1650 |
|
|
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
|
| 1651 |
|
|
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
|
| 1652 |
|
|
Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
|
| 1653 |
|
|
Warning (21074): Design contains 6 input pin(s) that do not drive logic
|
| 1654 |
|
|
Warning (15610): No output dependent on input pin "UART_RXD"
|
| 1655 |
|
|
Warning (15610): No output dependent on input pin "UART_RTS"
|
| 1656 |
|
|
Warning (15610): No output dependent on input pin "UART_CTS"
|
| 1657 |
|
|
Warning (15610): No output dependent on input pin "FL_RY"
|
| 1658 |
|
|
Warning (15610): No output dependent on input pin "SD_DAT0"
|
| 1659 |
|
|
Warning (15610): No output dependent on input pin "AUD_ADCDAT"
|
| 1660 |
|
|
Info (21057): Implemented 3714 device resources after synthesis - the final resource count might be different
|
| 1661 |
|
|
Info (21058): Implemented 29 input pins
|
| 1662 |
|
|
Info (21059): Implemented 201 output pins
|
| 1663 |
|
|
Info (21060): Implemented 73 bidirectional pins
|
| 1664 |
|
|
Info (21061): Implemented 3379 logic cells
|
| 1665 |
|
|
Info (21064): Implemented 32 RAM segments
|
| 1666 |
|
|
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 159 warnings
|
| 1667 |
|
|
Info: Peak virtual memory: 533 megabytes
|
| 1668 |
|
|
Info: Processing ended: Fri Jun 17 12:40:28 2016
|
| 1669 |
|
|
Info: Elapsed time: 00:01:01
|
| 1670 |
|
|
Info: Total CPU time (on all processors): 00:00:55
|
| 1671 |
|
|
|
| 1672 |
|
|
|
