URL
https://opencores.org/ocsvn/zet86/zet86/trunk
[/] [zet86/] [trunk/] [README] - Blame information for rev 51
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
39 |
zeus |
Quick help
|
| 2 |
|
|
----------
|
| 3 |
|
|
The most important file is "impl/virtex4-ml403ep/syn/kotku.v" as is the
|
| 4 |
|
|
top level module for the complete SOC system.
|
| 5 |
|
|
|
| 6 |
|
|
For building the system (Xilinx tools must be installed):
|
| 7 |
|
|
$ source /opt/Xilinx/10.1/ISE/settings64.sh # (or equivalent)
|
| 8 |
43 |
zeus |
$ cd impl/virtex4-ml403ep/syn/
|
| 9 |
39 |
zeus |
$ make
|
| 10 |
|
|
|
| 11 |
|
|
As a result, you will have a file named "kotku.bit", which is the conf-
|
| 12 |
|
|
iguration stream for the FPGA.
|
| 13 |
|
|
|
| 14 |
|
|
|
| 15 |
|
|
Explanation of directories
|
| 16 |
|
|
--------------------------
|
| 17 |
|
|
bin/ - Some scripts to prepare ROMs, download microcode, etc...
|
| 18 |
|
|
doc/ - Documentation stub
|
| 19 |
|
|
impl/ - Implementation dependent files (for different boards)
|
| 20 |
|
|
currently one board supported: virtex4-ml403ep/
|
| 21 |
|
|
rtl-model/ - Zet processor RTL model
|
| 22 |
|
|
sim/ - Simulation scripts and testbenches
|
| 23 |
|
|
soc/ - Implementation independent files for the SOC system
|
| 24 |
|
|
src/ - Source files for some commands used to transform ROMs
|
| 25 |
|
|
tests/ - 8086 test benches (exactly the same as in the web)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.