| 1 |
40 |
zeus |
/*
|
| 2 |
|
|
* Copyright (c) 2008 Zeus Gomez Marmolejo <zeus@opencores.org>
|
| 3 |
|
|
*
|
| 4 |
|
|
* This file is part of the Zet processor. This processor is free
|
| 5 |
|
|
* hardware; you can redistribute it and/or modify it under the terms of
|
| 6 |
|
|
* the GNU General Public License as published by the Free Software
|
| 7 |
|
|
* Foundation; either version 3, or (at your option) any later version.
|
| 8 |
|
|
*
|
| 9 |
|
|
* Zet is distrubuted in the hope that it will be useful, but WITHOUT
|
| 10 |
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
| 11 |
|
|
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
| 12 |
|
|
* License for more details.
|
| 13 |
|
|
*
|
| 14 |
|
|
* You should have received a copy of the GNU General Public License
|
| 15 |
|
|
* along with Zet; see the file COPYING. If not, see
|
| 16 |
|
|
* <http://www.gnu.org/licenses/>.
|
| 17 |
|
|
*/
|
| 18 |
|
|
|
| 19 |
39 |
zeus |
`timescale 1ns/10ps
|
| 20 |
|
|
|
| 21 |
|
|
module ram_2k (clk, rst, cs, we, addr, rdata, wdata);
|
| 22 |
|
|
// IO Ports
|
| 23 |
|
|
input clk;
|
| 24 |
|
|
input rst;
|
| 25 |
|
|
input cs;
|
| 26 |
|
|
input we;
|
| 27 |
|
|
input [10:0] addr;
|
| 28 |
|
|
output [7:0] rdata;
|
| 29 |
|
|
input [7:0] wdata;
|
| 30 |
|
|
|
| 31 |
|
|
// Net declarations
|
| 32 |
|
|
wire dp;
|
| 33 |
|
|
|
| 34 |
|
|
// Module instantiations
|
| 35 |
|
|
RAMB16_S9 ram (.DO(rdata),
|
| 36 |
|
|
.DOP (dp),
|
| 37 |
|
|
.ADDR (addr),
|
| 38 |
|
|
.CLK (clk),
|
| 39 |
|
|
.DI (wdata),
|
| 40 |
|
|
.DIP (dp),
|
| 41 |
|
|
.EN (cs),
|
| 42 |
|
|
.SSR (rst),
|
| 43 |
|
|
.WE (we));
|
| 44 |
|
|
|
| 45 |
|
|
defparam ram.INIT_00 = 256'h554456_2043504F53_20302E3176_20726F737365636F7270_2074655A;
|
| 46 |
|
|
/*
|
| 47 |
40 |
zeus |
defparam ram.INIT_00 = 256'h31303938373635343332313039383736_35343332313039383736353433323130;
|
| 48 |
|
|
defparam ram.INIT_01 = 256'h33323130393837363534333231303938_37363534333231303938373635343332;
|
| 49 |
|
|
defparam ram.INIT_02 = 256'h3139383736353433323130393837363534;
|
| 50 |
|
|
defparam ram.INIT_03 = 256'h43000000;
|
| 51 |
|
|
defparam ram.INIT_05 = 256'h32;
|
| 52 |
|
|
defparam ram.INIT_07 = 256'h3300000000000000000000000000000000;
|
| 53 |
|
|
defparam ram.INIT_0A = 256'h34;
|
| 54 |
|
|
defparam ram.INIT_0C = 256'h3500000000000000000000000000000000;
|
| 55 |
|
|
defparam ram.INIT_0F = 256'h36;
|
| 56 |
|
|
defparam ram.INIT_11 = 256'h3700000000000000000000000000000000;
|
| 57 |
|
|
defparam ram.INIT_14 = 256'h38;
|
| 58 |
|
|
defparam ram.INIT_16 = 256'h3900000000000000000000000000000000;
|
| 59 |
|
|
defparam ram.INIT_19 = 256'h30;
|
| 60 |
|
|
defparam ram.INIT_1B = 256'h3100000000000000000000000000000000;
|
| 61 |
|
|
defparam ram.INIT_1E = 256'h32;
|
| 62 |
|
|
defparam ram.INIT_20 = 256'h3300000000000000000000000000000000;
|
| 63 |
|
|
defparam ram.INIT_23 = 256'h34;
|
| 64 |
|
|
defparam ram.INIT_25 = 256'h3500000000000000000000000000000000;
|
| 65 |
|
|
defparam ram.INIT_28 = 256'h36;
|
| 66 |
|
|
defparam ram.INIT_2A = 256'h3700000000000000000000000000000000;
|
| 67 |
|
|
defparam ram.INIT_2D = 256'h38;
|
| 68 |
|
|
defparam ram.INIT_2F = 256'h3900000000000000000000000000000000;
|
| 69 |
|
|
defparam ram.INIT_32 = 256'h30;
|
| 70 |
|
|
defparam ram.INIT_34 = 256'h3100000000000000000000000000000000;
|
| 71 |
|
|
defparam ram.INIT_37 = 256'h32;
|
| 72 |
|
|
defparam ram.INIT_39 = 256'h3300000000000000000000000000000000;
|
| 73 |
|
|
defparam ram.INIT_3C = 256'h31303938373635343332313039383736_35343332313039383736353433323134;
|
| 74 |
|
|
defparam ram.INIT_3D = 256'h33323130393837363534333231303938_37363534333231303938373635343332;
|
| 75 |
|
|
defparam ram.INIT_3E = 256'h35343332313039383736353433323130_39383736353433323130393837363534;
|
| 76 |
|
|
defparam ram.INIT_3F = 256'h37363534333231303938373635343332_31303938373635343332313039383736;
|
| 77 |
39 |
zeus |
*/
|
| 78 |
|
|
endmodule
|
