| 1 |
39 |
zeus |
# Bus clock nets
|
| 2 |
|
|
#NET "sys_clk_in" TNM_NET = "sys_clk_in";
|
| 3 |
|
|
#NET "tft_clk" TNM_NET = "tft_clk";
|
| 4 |
|
|
NET sys_clk_in TNM_NET = "sys_clk_in";
|
| 5 |
|
|
TIMESPEC "TSSYSCLK" = PERIOD "sys_clk_in" 9.9 ns HIGH 50 %;
|
| 6 |
|
|
|
| 7 |
|
|
NET sys_clk_in LOC = AE14;
|
| 8 |
|
|
NET sys_clk_in IOSTANDARD = LVCMOS33;
|
| 9 |
|
|
|
| 10 |
|
|
NET led LOC = G5;
|
| 11 |
|
|
|
| 12 |
|
|
#------------------------------------------------------------------------------
|
| 13 |
|
|
# IO Pad Location Constraints / Properties for TFT VGA LCD Controller
|
| 14 |
|
|
#------------------------------------------------------------------------------
|
| 15 |
|
|
|
| 16 |
|
|
#NET tft_lcd_b<0> LOC = L26; # VGA_B2
|
| 17 |
|
|
#NET tft_lcd_b<0> IOSTANDARD = LVCMOS33;
|
| 18 |
|
|
#NET tft_lcd_b<1> LOC = C5; # VGA_B3
|
| 19 |
|
|
#NET tft_lcd_b<2> LOC = C7; # VGA_B4
|
| 20 |
|
|
#NET tft_lcd_b<3> LOC = B7; # VGA_B5
|
| 21 |
|
|
#NET tft_lcd_b<4> LOC = G8; # VGA_B6
|
| 22 |
|
|
#NET tft_lcd_b<5> LOC = F8; # VGA_B7
|
| 23 |
|
|
#NET tft_lcd_b<*> SLEW = FAST;
|
| 24 |
|
|
#NET tft_lcd_b<*> DRIVE = 8;
|
| 25 |
|
|
NET tft_lcd_b[0] LOC = G8; # VGA_B6
|
| 26 |
|
|
NET tft_lcd_b[1] LOC = F8; # VGA_B7
|
| 27 |
|
|
#NET tft_lcd_b SLEW = FAST;
|
| 28 |
|
|
#NET tft_lcd_b DRIVE = 8;
|
| 29 |
|
|
|
| 30 |
|
|
|
| 31 |
|
|
NET tft_lcd_clk LOC = AF8;
|
| 32 |
|
|
#NET tft_lcd_clk IOSTANDARD = LVDCI_33;
|
| 33 |
|
|
#NET tft_lcd_clk SLEW = FAST;
|
| 34 |
|
|
#NET tft_lcd_clk DRIVE = 8;
|
| 35 |
|
|
|
| 36 |
|
|
#NET tft_lcd_g<0> LOC = M20; # VGA_G2
|
| 37 |
|
|
#NET tft_lcd_g<0> IOSTANDARD = LVCMOS33;
|
| 38 |
|
|
#NET tft_lcd_g<1> LOC = E4; # VGA_G3
|
| 39 |
|
|
#NET tft_lcd_g<2> LOC = D3; # VGA_G4
|
| 40 |
|
|
#NET tft_lcd_g<3> LOC = H7; # VGA_G5
|
| 41 |
|
|
#NET tft_lcd_g<4> LOC = H8; # VGA_G6
|
| 42 |
|
|
#NET tft_lcd_g<5> LOC = C1; # VGA_G7
|
| 43 |
|
|
#NET tft_lcd_g<*> SLEW = FAST;
|
| 44 |
|
|
#NET tft_lcd_g<*> DRIVE = 8;
|
| 45 |
|
|
NET tft_lcd_g[0] LOC = H8; # VGA_G6
|
| 46 |
|
|
NET tft_lcd_g[1] LOC = C1; # VGA_G7
|
| 47 |
|
|
#NET tft_lcd_g SLEW = FAST;
|
| 48 |
|
|
#NET tft_lcd_g DRIVE = 8;
|
| 49 |
|
|
|
| 50 |
|
|
NET tft_lcd_hsync LOC = C10;
|
| 51 |
|
|
#NET tft_lcd_hsync SLEW = FAST;
|
| 52 |
|
|
#NET tft_lcd_hsync DRIVE = 8;
|
| 53 |
|
|
|
| 54 |
|
|
#NET tft_lcd_r<0> LOC = N25; #VGA_R2
|
| 55 |
|
|
#NET tft_lcd_r<0> IOSTANDARD = LVCMOS33;
|
| 56 |
|
|
#NET tft_lcd_r<1> LOC = C2; #VGA_R3
|
| 57 |
|
|
#NET tft_lcd_r<2> LOC = G7; #VGA_R4
|
| 58 |
|
|
#NET tft_lcd_r<3> LOC = F7; #VGA_R5
|
| 59 |
|
|
#NET tft_lcd_r<4> LOC = E5; #VGA_R6
|
| 60 |
|
|
#NET tft_lcd_r<5> LOC = E6; #VGA_R7
|
| 61 |
|
|
#NET tft_lcd_r<*> SLEW = FAST;
|
| 62 |
|
|
#NET tft_lcd_r<*> DRIVE = 8;
|
| 63 |
|
|
NET tft_lcd_r[0] LOC = E5; #VGA_R6
|
| 64 |
|
|
NET tft_lcd_r[1] LOC = E6; #VGA_R7
|
| 65 |
|
|
#NET tft_lcd_r SLEW = FAST;
|
| 66 |
|
|
#NET tft_lcd_r DRIVE = 8;
|
| 67 |
|
|
|
| 68 |
|
|
NET tft_lcd_vsync LOC = A8;
|
| 69 |
|
|
#NET tft_lcd_vsync SLEW = FAST;
|
| 70 |
|
|
#NET tft_lcd_vsync DRIVE = 8;
|
| 71 |
|
|
|
| 72 |
|
|
#TIMESPEC "TSPLB_TFT" = FROM "sys_clk" TO "tft_clk" TIG;
|
| 73 |
|
|
#TIMESPEC "TSTFT_PLB" = FROM "tft_clk" TO "sys_clk" TIG;
|
| 74 |
|
|
|
