OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [asm/] [pcpc.S] - Blame information for rev 83

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
2
;
3
; Filename:     pcpc.S
4
;
5
; Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
6
;
7
; Purpose:      A quick test of whether or not the busy command works.
8
;               The test does not report success or failure, so you will need
9
;               to observe it in a simulator to know if it worked or not.
10
;
11
; Creator:      Dan Gisselquist, Ph.D.
12 69 dgisselq
;               Gisselquist Technology, LLC
13 2 dgisselq
;
14
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
15
;
16
; Copyright (C) 2015, Gisselquist Technology, LLC
17
;
18
; This program is free software (firmware): you can redistribute it and/or
19
; modify it under the terms of  the GNU General Public License as published
20
; by the Free Software Foundation, either version 3 of the License, or (at
21
; your option) any later version.
22
;
23
; This program is distributed in the hope that it will be useful, but WITHOUT
24
; ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
; for more details.
27
;
28
; License:      GPL, v3, as defined and found on www.gnu.org,
29
;               http://www.gnu.org/licenses/gpl.html
30
;
31
;
32
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
33
;
34
start:
35
        LDI     $1,R0
36
        MOV     $1(R0),R1
37
        MOV     $2(R0),R2
38
        MOV     $3(R0),R3
39
        MOV     $4(R0),R4
40
        MOV     $5(R0),R5
41
        MOV     $6(R0),R6
42
        MOV     $7(R0),R7
43
        MOV     $8(R0),R8
44
        MOV     $9(R0),R9
45
        MOV     $10(R0),R10
46
        MOV     $11(R0),R11
47
        MOV     $12(R0),R12
48
        MOV     $13(R0),R13     ; R14 is CC, R15 is PC
49
        LDI     $0,R0
50
        BUSY                    ; This should create an endless loop here
51
        ; MOV   R0,R0
52
        ; MOV   R0,R0
53
        ; MOV   R0,R0           ; By this point, the loop should've started
54
        LDI     $10,R0          ; If we ever get here, we've got problems
55
        ADD     $1(R0),R1
56
        ADD     $2(R0),R2
57
        ADD     $3(R0),R3
58
        MOV     R0,R0
59
        MOV     R0,R0           ; If we ever get here, we've got problems
60
        HALT

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.