| 1 |
19 |
dgisselq |
///////////////////////////////////////////////////////////////////////////////
|
| 2 |
|
|
//
|
| 3 |
|
|
// Filename: regdefs.h
|
| 4 |
|
|
//
|
| 5 |
|
|
// Project: Zip CPU -- a small, lightweight, RISC CPU soft core
|
| 6 |
|
|
//
|
| 7 |
|
|
// Purpose: This is a generic file that will need to be modified from one
|
| 8 |
|
|
// board implementation of the ZIP CPU to another. Specifically,
|
| 9 |
|
|
// this file defines where items are on a WISHBONE bus. In this
|
| 10 |
|
|
// case, the Zip CPU debug addresses are found at 0x060 and 0x61.
|
| 11 |
|
|
// The Zip Debugger needs to know these addresses in order to
|
| 12 |
|
|
// know what addresses to peek and poke to control and access the
|
| 13 |
|
|
// Zip CPU.
|
| 14 |
|
|
//
|
| 15 |
|
|
//
|
| 16 |
|
|
// Creator: Dan Gisselquist
|
| 17 |
|
|
// Gisselquist Tecnology, LLC
|
| 18 |
|
|
//
|
| 19 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 20 |
|
|
//
|
| 21 |
|
|
// Copyright (C) 2015, Gisselquist Technology, LLC
|
| 22 |
|
|
//
|
| 23 |
|
|
// This program is free software (firmware): you can redistribute it and/or
|
| 24 |
|
|
// modify it under the terms of the GNU General Public License as published
|
| 25 |
|
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
| 26 |
|
|
// your option) any later version.
|
| 27 |
|
|
//
|
| 28 |
|
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
| 29 |
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
| 30 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 31 |
|
|
// for more details.
|
| 32 |
|
|
//
|
| 33 |
|
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
| 34 |
|
|
// http://www.gnu.org/licenses/gpl.html
|
| 35 |
|
|
//
|
| 36 |
|
|
//
|
| 37 |
|
|
///////////////////////////////////////////////////////////////////////////////
|
| 38 |
|
|
//
|
| 39 |
|
|
//
|
| 40 |
|
|
#ifndef REGDEFS_H
|
| 41 |
|
|
#define REGDEFS_H
|
| 42 |
|
|
|
| 43 |
|
|
// Zip CPU Control and Debug registers
|
| 44 |
|
|
#define R_ZIPCTRL 0x00000060
|
| 45 |
|
|
#define R_ZIPDATA 0x00000061
|
| 46 |
|
|
|
| 47 |
|
|
// RAM memory space
|
| 48 |
|
|
#define RAMBASE 0x00008000
|
| 49 |
|
|
// Flash memory space
|
| 50 |
|
|
#define QSPIFLASH 0x00100000
|
| 51 |
|
|
|
| 52 |
|
|
#define RAMLEN 0x08000
|
| 53 |
|
|
|
| 54 |
|
|
#define CPU_GO 0x0000
|
| 55 |
|
|
#define CPU_RESET 0x0040
|
| 56 |
|
|
#define CPU_INT 0x0080
|
| 57 |
|
|
#define CPU_STEP 0x0100
|
| 58 |
|
|
#define CPU_STALL 0x0200
|
| 59 |
|
|
#define CPU_HALT 0x0400
|
| 60 |
|
|
#define CPU_CLRCACHE 0x0800
|
| 61 |
|
|
#define CPU_sR0 (0x0000|CPU_HALT)
|
| 62 |
|
|
#define CPU_sSP (0x000d|CPU_HALT)
|
| 63 |
|
|
#define CPU_sCC (0x000e|CPU_HALT)
|
| 64 |
|
|
#define CPU_sPC (0x000f|CPU_HALT)
|
| 65 |
|
|
#define CPU_uR0 (0x0010|CPU_HALT)
|
| 66 |
|
|
#define CPU_uSP (0x001d|CPU_HALT)
|
| 67 |
|
|
#define CPU_uCC (0x001e|CPU_HALT)
|
| 68 |
|
|
#define CPU_uPC (0x001f|CPU_HALT)
|
| 69 |
|
|
|
| 70 |
|
|
#endif
|
