OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [P6809/] [P6809_P6809_par.html] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 ale500 
<HTML>
2 
<HEAD><TITLE>Place & Route Report</TITLE>
3 
<STYLE TYPE="text/css">
4 
<!--
5 
 body,pre{
    font-family:'Courier New', monospace;
    color: #000000;
    font-size:88%;
    background-color: #ffffff;
}
h1 {
    font-weight: bold;
    margin-top: 24px;
    margin-bottom: 10px;
    border-bottom: 3px solid #000;    font-size: 1em;
}
h2 {
    font-weight: bold;
    margin-top: 18px;
    margin-bottom: 5px;
    font-size: 0.90em;
}
h3 {
    font-weight: bold;
    margin-top: 12px;
    margin-bottom: 5px;
    font-size: 0.80em;
}
p {
    font-size:78%;
}
P.Table {
    margin-top: 4px;
    margin-bottom: 4px;
    margin-right: 4px;
    margin-left: 4px;
}
table
{
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    border-collapse: collapse;
}
th {
    font-weight:bold;
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    text-align:left;
    font-size:78%;
}
td {
    padding: 4px;
    border-width: 1px 1px 1px 1px;
    border-style: solid solid solid solid;
    border-color: black black black black;
    vertical-align:top;
    font-size:78%;
}
a {
    color:#013C9A;
    text-decoration:none;
}

a:visited {
    color:#013C9A;
}

a:hover, a:active {
    text-decoration:underline;
    color:#5BAFD4;
}
.pass
{
background-color: #00ff00;
}
.fail
{
background-color: #ff0000;
}
.comment
{
    font-size: 90%;
    font-style: italic;
}
6 
-->
7 
</STYLE>
8 
</HEAD>
9 
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 2.2.0.101.
10 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
11 
Copyright (c) 1995 AT&T Corp.   All rights reserved.
12 
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
13 
Copyright (c) 2001 Agere Systems   All rights reserved.
14 
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
15 
Thu Feb  6 15:35:23 2014
16 
 
17 
/usr/local/diamond/2.2_x64/ispfpga/bin/lin64/par -f P6809_P6809.p2t
18 
P6809_P6809_map.ncd P6809_P6809.dir P6809_P6809.prf
19 
 
20 
 
21 
Preference file: P6809_P6809.prf.
22 
 
23 
<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
24 
Level/      Number      Worst       Timing      Run         NCD
25 
Cost [ncd]  Unrouted    Slack       Score       Time        Status
26 
----------  --------    -----       --------    -----       ------
27 
5_1   *     0           0.251       0           48          Complete
28 
 
29 
 
30 
* : Design saved.
31 
 
32 
Total (real) run time for 1-seed: 48 secs
33 
 
34 
par done!
35 
 
36 
Lattice Place and Route Report for Design "P6809_P6809_map.ncd"
37 
Thu Feb  6 15:35:23 2014
38 
 
39 
 
40 
<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
41 
PAR: Place And Route Diamond (64-bit) 2.2.0.101.
42 
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
43 
Preference file: P6809_P6809.prf.
44 
Placement level-cost: 5-1.
45 
Routing Iterations: 6
46 
 
47 
Loading design for application par from file P6809_P6809_map.ncd.
48 
Design name: CC3_top
49 
NCD version: 3.2
50 
Vendor:      LATTICE
51 
Device:      LCMXO2-7000HE
52 
Package:     TQFP144
53 
Performance: 4
54 
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/2.2_x64/ispfpga.
55 
Package Status:                     Final          Version 1.36
56 
Performance Hardware Data Status:   Final)         Version 23.4
57 
License checked out.
58 
 
59 
 
60 
Ignore Preference Error(s):  True
61 
 
62 
<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>
63 
 
64 
   PIO (prelim)   69+4(JTAG)/336     20% used
65 
                  69+4(JTAG)/115     60% bonded
66 
   IOLOGIC           10/336           2% used
67 
 
68 
   SLICE           1208/3432         35% used
69 
 
70 
   GSR                1/1           100% used
71 
 
72 
 
73 
 
74 
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
75 
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
76 
Number of Signals: 2917
77 
Number of Connections: 9622
78 
 
79 
Pin Constraint Summary:
80 
   68 out of 68 pins locked (100% locked).
81 
 
82 
The following 1 signal is selected to use the primary clock routing resources:
83 
    cpu_clkgen (driver: clk40_i, clk load #: 367)
84 
 
85 
 
86 
The following 6 signals are selected to use the secondary clock routing resources:
87 
    cpu0/G_9 (driver: cpu0/SLICE_764, clk load #: 0, sr load #: 0, ce load #: 80)
88 
    cpu0/PC_1_sqmuxa_2_RNIK4633 (driver: cpu0/regs/SLICE_982, clk load #: 0, sr load #: 0, ce load #: 37)
89 
    cpu0/regs/IY_1_sqmuxa_2_1_0_RNIVEBV1 (driver: cpu0/regs/SLICE_322, clk load #: 0, sr load #: 0, ce load #: 25)
90 
    cpu0/regs/IX_0_sqmuxa_1_1_RNI2C2L3 (driver: cpu0/regs/SLICE_927, clk load #: 0, sr load #: 0, ce load #: 25)
91 
    cpu0/regs/cff_1_sqmuxa_2_RNI1FDN (driver: cpu0/regs/SLICE_1258, clk load #: 0, sr load #: 0, ce load #: 18)
92 
    cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_754, clk load #: 0, sr load #: 0, ce load #: 16)
93 
 
94 
Signal reset_o_c is selected as Global Set/Reset.
95 
.
96 
Starting Placer Phase 0.
97 
...........
98 10 ale500 
Finished Placer Phase 0.  REAL time: 9 secs
99 9 ale500 
 
100 
Starting Placer Phase 1.
101 
.........................
102 
 
103 
 
104 
 
105 
 
106 
.
107 
Placer score =  906811
108 
Finished Placer Phase 2.  REAL time: 21 secs
109 
 
110 10 ale500 
 
111 9 ale500 
 
112 
 
113 
 
114 
 
115 10 ale500 
  CLK_PIN    : 1 out of 8 (12%)
116 9 ale500 
 
117 
  DCM        : 0 out of 2 (0%)
118 
 
119 
 
120 10 ale500 
Quadrants All (TL, TR, BL, BR) - Global Clocks:
121 9 ale500 
 
122 
 
123 
  SECONDARY "cpu0/G_9" from F0 on comp "cpu0/SLICE_764" on site "R21C18A", clk load = 0, ce load = 80, sr load = 0
124 
  SECONDARY "cpu0/PC_1_sqmuxa_2_RNIK4633" from F0 on comp "cpu0/regs/SLICE_982" on site "R14C20A", clk load = 0, ce load = 37, sr load = 0
125 
  SECONDARY "cpu0/regs/cff_1_sqmuxa_2_RNI1FDN" from F1 on comp "cpu0/regs/SLICE_1258" on site "R21C18C", clk load = 0, ce load = 18, sr load = 0
126 
  SECONDARY "cpu0/regs/IY_1_sqmuxa_2_1_0_RNIVEBV1" from F1 on comp "cpu0/regs/SLICE_322" on site "R14C20C", clk load = 0, ce load = 25, sr load = 0
127 
  SECONDARY "cpu0/regs/IX_0_sqmuxa_1_1_RNI2C2L3" from F1 on comp "cpu0/regs/SLICE_927" on site "R14C20B", clk load = 0, ce load = 25, sr load = 0
128 
 
129 
 
130 
  SECONDARY: 6 out of 8 (75%)
131 
 
132 
Edge Clocks:
133 
  No edge clock selected.
134 
 
135 
 
136 
 
137 
 
138 
I/O Usage Summary (final):
139 
   69 out of 336 (20.5%) PIO sites used.
140 
   69 out of 115 (60.0%) bonded PIO sites used.
141 
 
142 
 
143 
 
144 
 
145 
+----------+----------------+------------+-----------+
146 
 
147 10 ale500 
+----------+----------------+------------+-----------+
148 
| 0        | 11 / 28 ( 39%) | 2.5V       | -         |
149 9 ale500 
| 1        | 13 / 29 ( 44%) | 2.5V       | -         |
150 
 
151 10 ale500 
| 3        | 8 / 9 ( 88%)   | 2.5V       | -         |
152 9 ale500 
 
153 
| 5        | 10 / 10 (100%) | 2.5V       | -         |
154 
+----------+----------------+------------+-----------+
155 
 
156 
 
157 
 
158 
Dumping design to file P6809_P6809.dir/5_1.ncd.
159 10 ale500 
 
160 
0 connections routed; 9622 unrouted.
161 9 ale500 
 
162 
 
163 10 ale500 
Completed router resource preassignment. Real time: 26 secs
164 9 ale500 
 
165 
Start NBR router at Thu Feb 06 15:35:49 CET 2014
166 10 ale500 
 
167 9 ale500 
 
168 
 
169 10 ale500 
      in the earlier iterations. In each iteration, it tries to
170 
      solve the conflicts while keeping the critical connections
171 
      routed as short as possible. The routing process is said to
172 
      be completed when no conflicts exist and all connections
173 
      are routed.
174 
Note: NBR uses a different method to calculate timing slacks. The
175 
      worst slack and total negative slack may not be the same as
176 9 ale500 
 
177 
      your design. Thanks.
178 10 ale500 
*****************************************************************
179 9 ale500 
 
180 10 ale500 
Start NBR special constraint process at Thu Feb 06 15:35:49 CET 2014
181 
 
182 9 ale500 
 
183 
Level 1, iteration 1
184 10 ale500 
104(0.03%) conflicts; 8076(83.93%) untouched conns; 0 (nbr) score;
185 
Estimated worst slack/total negative slack: 0.246ns/0.000ns; real time: 29 secs
186 
Level 2, iteration 1
187 9 ale500 
 
188 
Estimated worst slack/total negative slack: 0.101ns/0.000ns; real time: 30 secs
189 
Level 3, iteration 1
190 10 ale500 
80(0.02%) conflicts; 6340(65.89%) untouched conns; 0 (nbr) score;
191 
Estimated worst slack/total negative slack: 0.302ns/0.000ns; real time: 31 secs
192 9 ale500 
 
193 
 
194 
 
195 
 
196 
 
197 
Info: Initial congestion area  at 75% usage is 41 (4.10%)
198 
 
199 
Start NBR section for normal routing
200 
Level 1, iteration 1
201 
11(0.00%) conflicts; 624(6.49%) untouched conns; 0 (nbr) score;
202 
 
203 
Level 4, iteration 1
204 10 ale500 
131(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
205 
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 37 secs
206 
Level 4, iteration 2
207 
62(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
208 
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 38 secs
209 
Level 4, iteration 3
210 
24(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
211 9 ale500 
 
212 
Level 4, iteration 4
213 10 ale500 
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
214 9 ale500 
 
215 
Level 4, iteration 5
216 
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
217 
 
218 
 
219 
 
220 
 
221 
Level 4, iteration 7
222 10 ale500 
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
223 
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
224 
Level 4, iteration 8
225 9 ale500 
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
226 
 
227 
 
228 
Start NBR section for re-routing
229 
Level 4, iteration 1
230 
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
231 10 ale500 
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
232 9 ale500 
 
233 10 ale500 
Start NBR section for post-routing
234 
 
235 
End NBR router with 0 unrouted connection
236 
 
237 9 ale500 
NBR Summary
238 
 
239 10 ale500 
  Number of unrouted connections : 0 (0.00%)
240 9 ale500 
 
241 
  Estimated worst slack : 0.251ns
242 
 
243 10 ale500 
 
244 9 ale500 
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
245 
 
246 10 ale500 
 
247 9 ale500 
 
248 10 ale500 
Hold time optimization iteration 0:
249 9 ale500 
 
250 
 
251 
Total CPU time 31 secs
252 
Total REAL time: 47 secs
253 
Completely routed.
254 
End of route.  9622 routed (100.00%); 0 unrouted.
255 
Checking DRC ...
256 
No errors found.
257 
 
258 
Hold time timing score: 0, hold timing errors: 0
259 
 
260 
Timing score: 0
261 
 
262 
 
263 10 ale500 
 
264 9 ale500 
 
265 
All signals are completely routed.
266 
 
267 10 ale500 
 
268 
PAR_SUMMARY::Run status = completed
269 9 ale500 
PAR_SUMMARY::Number of unrouted conns = 0
270 10 ale500 
PAR_SUMMARY::Worst  slack<setup/<ns>> = 0.251
271 
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
272 9 ale500 
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.217
273 10 ale500 
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
274 
 
275 9 ale500 
Total CPU  time to completion: 32 secs
276 10 ale500 
Total REAL time to completion: 48 secs
277 
 
278 9 ale500 
 
279 10 ale500 
 
280 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
281 9 ale500 
 
282 
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
283 
Copyright (c) 2001 Agere Systems   All rights reserved.
284 10 ale500 
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
285 
 
286 9 ale500 
 
287 10 ale500 
 
288 
<BR>
289 9 ale500 
<BR>
290 10 ale500 
<BR>
291 
<BR>
292 9 ale500 
<BR>
293 10 ale500 
<BR>
294 
<BR>
295 9 ale500 
<BR>
296 10 ale500 
<BR>
297 
<BR>
298 9 ale500 
<BR>
299 10 ale500 
<BR>
300 
<BR>
301 9 ale500 
<BR>
302 10 ale500 
<BR>
303 
<BR>
304 9 ale500 
<BR>
305 
<BR>
306 10 ale500 
<BR>
307 9 ale500 
<BR>
308 
<BR>
309 10 ale500 
<BR>
310 9 ale500 
 
311 
<BR>
312 
<BR>
313 
<BR>
314 10 ale500 
<BR>
315 9 ale500 
 
316 
<BR>
317 
 
318 
<BR>
319 
 
320 
<BR>
321 
<BR>
322 
<BR>
323 
<BR>
324 10 ale500 
<BR>
325 9 ale500 
<BR>
326 
<BR>
327 
<BR>
328 
 
329 
 
330 
 
331 
<BR>
332 
<BR>
333 
 
334 10 ale500 
<BR>
335 
<BR>
336 9 ale500 
<BR>
337 10 ale500 
<BR>
338 9 ale500 
</PRE></FONT>
339 
</BODY>
340 
 
341 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.