OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [bios2k_tmpl.v] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 ale500 
/* Verilog module instantiation template generated by SCUBA Diamond_2.2_Production (99) */
2 
/* Module Version: 7.2 */
3 
/* Sat Dec 28 21:50:48 2013 */
4 
 
5 
/* parameterized module instance */
6 
bios2k __ (.DataInA( ), .DataInB( ), .AddressA( ), .AddressB( ),
7 
    .ClockA( ), .ClockB( ), .ClockEnA( ), .ClockEnB( ), .WrA( ), .WrB( ),
8 
    .ResetA( ), .ResetB( ), .QA( ), .QB( ));

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.