OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [System09_Xess_XuLA/] [XuLA.ucf] - Blame information for rev 123

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 122 dilbert57 
#####################################################
2 
#
3 
# XuLA Board FPGA pin assignment constraints
4 
#
5 
#####################################################
6 
#
7 
# Clocks
8 
#
9 
net "FPGA_CLK"     loc="P43"  | IOSTANDARD = LVCMOS33 ; # 12MHz
10 
#
11 
# Manually assign locations for the DCMs along the bottom of the FPGA
12 
# because PAR sometimes places them in opposing corners and that ruins the clocks.
13 
#
14 
#INST "u1/gen_dlls.dllint" LOC="DCM_X0Y0";
15 
#INST "u1/gen_dlls.dllext" LOC="DCM_X1Y0";
16 
 
17 
# Manually assign locations for the DCMs along the bottom of the FPGA
18 
# because PAR sometimes places them in opposing corners and that ruins the clocks.
19 
#INST "u2_dllint" LOC="DCM_X0Y0";
20 
#INST "u2_dllext" LOC="DCM_X1Y0";
21 
#
22 
# SDRAM memory pin assignments
23 
#
24 
net "SDRAM_CLKFB"  loc="P40"  | IOSTANDARD = LVCMOS33 ;  # feedback SDRAM clock after PCB delays
25 
net "SDRAM_CLK"    loc="P41"  | IOSTANDARD = LVCMOS33 ;  # clock to SDRAM
26 
net "SDRAM_RAS_N"  loc="P59"  | IOSTANDARD = LVCMOS33 ;
27 
net "SDRAM_CAS_N"  loc="P60"  | IOSTANDARD = LVCMOS33 ;
28 
net "SDRAM_WE_N"   loc="P64"  | IOSTANDARD = LVCMOS33 ;
29 
net "SDRAM_A<0>"   loc="P49"  | IOSTANDARD = LVCMOS33 ;
30 
net "SDRAM_A<1>"   loc="P48"  | IOSTANDARD = LVCMOS33 ;
31 
net "SDRAM_A<2>"   loc="P46"  | IOSTANDARD = LVCMOS33 ;
32 
net "SDRAM_A<3>"   loc="P31"  | IOSTANDARD = LVCMOS33 ;
33 
net "SDRAM_A<4>"   loc="P30"  | IOSTANDARD = LVCMOS33 ;
34 
net "SDRAM_A<5>"   loc="P29"  | IOSTANDARD = LVCMOS33 ;
35 
net "SDRAM_A<6>"   loc="P28"  | IOSTANDARD = LVCMOS33 ;
36 
net "SDRAM_A<7>"   loc="P27"  | IOSTANDARD = LVCMOS33 ;
37 
net "SDRAM_A<8>"   loc="P23"  | IOSTANDARD = LVCMOS33 ;
38 
net "SDRAM_A<9>"   loc="P24"  | IOSTANDARD = LVCMOS33 ;
39 
net "SDRAM_A<10>"  loc="P51"  | IOSTANDARD = LVCMOS33 ;
40 
net "SDRAM_A<11>"  loc="P25"  | IOSTANDARD = LVCMOS33 ;
41 
net "SDRAM_D<0>"   loc="P90"  | IOSTANDARD = LVCMOS33 ;
42 
net "SDRAM_D<1>"   loc="P77"  | IOSTANDARD = LVCMOS33 ;
43 
net "SDRAM_D<2>"   loc="P78"  | IOSTANDARD = LVCMOS33 ;
44 
net "SDRAM_D<3>"   loc="P85"  | IOSTANDARD = LVCMOS33 ;
45 
net "SDRAM_D<4>"   loc="P86"  | IOSTANDARD = LVCMOS33 ;
46 
net "SDRAM_D<5>"   loc="P71"  | IOSTANDARD = LVCMOS33 ;
47 
net "SDRAM_D<6>"   loc="P70"  | IOSTANDARD = LVCMOS33 ;
48 
net "SDRAM_D<7>"   loc="P65"  | IOSTANDARD = LVCMOS33 ;
49 
net "SDRAM_D<8>"   loc="P16"  | IOSTANDARD = LVCMOS33 ;
50 
net "SDRAM_D<9>"   loc="P15"  | IOSTANDARD = LVCMOS33 ;
51 
net "SDRAM_D<10>"  loc="P10"  | IOSTANDARD = LVCMOS33 ;
52 
net "SDRAM_D<11>"  loc="P9"   | IOSTANDARD = LVCMOS33 ;
53 
net "SDRAM_D<12>"  loc="P6"   | IOSTANDARD = LVCMOS33 ;
54 
net "SDRAM_D<13>"  loc="P5"   | IOSTANDARD = LVCMOS33 ;
55 
net "SDRAM_D<14>"  loc="P99"  | IOSTANDARD = LVCMOS33 ;
56 
net "SDRAM_D<15>"  loc="P98"  | IOSTANDARD = LVCMOS33 ;
57 
net "SDRAM_BS"     loc="P53"  | IOSTANDARD = LVCMOS33 ;
58 
#
59 
# XuLA I/O pins connected to B5 Peripheral Connect Interface
60 
# Note that the Spartan3A does not have input protection diodes
61 
# except for PCI33 & PCI66 IOSTANDARD which are only applicable to I/O pins
62 
# Refer to Xilix UG332 Chapter 10 and XAPP459
63 
# http://forums.xilinx.com/t5/Spartan-Family-FPGAs/Spartan-3A-5V-fix/td-p/117818
64 
# The B5 periperal Connect board needs to run off 5V
65 
# because most PS/2 Keyboards need 5V to operate and will not run off 3.3V
66 
#
67 
# RS232 PORT
68 
#
69 
NET "RS232_RTS"    LOC="P36"  | IOSTANDARD = PCI33_3  ; # IO CHAN0 RS232 RTS      B5 peripheral 19
70 
NET "RS232_TXD"    LOC="P37"  | IOSTANDARD = PCI33_3  ; # IO CHAN1 RS232 TD       B5 peripheral 18
71 
NET "RS232_RXD"    LOC="P50"  | IOSTANDARD = PCI33_3  ; # IO CHAN3 RS232 RD       B5 peripheral 17
72 
NET "RS232_CTS"    LOC="P52"  | IOSTANDARD = PCI33_3  ; # IO CHAN4 RS232 CTS      B5 peripheral 16
73 
#
74 
# PS/2 Mouse
75 
#
76 
#NET "MOUSE_DAT"    LOC="P56"  | IOSTANDARD = PCI33_3 ; # IO CHAN5 MOUSE DATA     B5 Peripheral 14
77 
#NET "MOUSE_CLK"    LOC="P57"  | IOSTANDARD = PCI33_3 ; # IO CHAN6 MOUSE DATA     B5 Peripheral 13
78 
#
79 
# PS/2 Keyboard
80 
#
81 
NET "KEYB_DAT"     LOC="P56"  | IOSTANDARD = PCI33_3 ; # IO CHAN5 KEYBOARD DATA     B5 Peripheral 12
82 
NET "KEYB_CLK"     LOC="P57"  | IOSTANDARD = PCI33_3 ; # IO CHAN6 KEYBOARD DATA     B5 Peripheral 11
83 
#
84 
# VGA Outputs
85 
#
86 
NET "VGA_RED"      LOC="P61"  | IOSTANDARD = PCI33_3 ; # IO CHAN7  VGA RED   HIGH/LOW B5 Peripheral 10,9
87 
NET "VGA_GREEN"    LOC="P62"  | IOSTANDARD = PCI33_3 ; # IO CHAN8  VGA GREEN HIGH/LOW B5 Peripheral 8,7
88 
NET "VGA_BLUE"     LOC="P72"  | IOSTANDARD = PCI33_3 ; # IO CHAN10 VGA BLUR  HIGH/LOW B5 Peripheral 6,5
89 
NET "VGA_HSYNC_N"  LOC="P73"  | IOSTANDARD = PCI33_3 ; # IO CHAN11 VGA HDRIVE         B5 Peripheral 4
90 
NET "VGA_VSYNC_N"  LOC="P83"  | IOSTANDARD = PCI33_3 ; # IO CHAN13 VGA VDIVE          B5 Peripheral 3
91 
#
92 
# PORTA 8 bit Parallel I/O (Possible FDC data port)
93 
#
94 
NET "PA<1>"        LOC="P84"  | IOSTANDARD = PCI33_3 ; # IO CHAN14   D0
95 
NET "PA<0>"        LOC="P35"  | IOSTANDARD = PCI33_3 ; # IO CHAN15   D1
96 
NET "PA<2>"        LOC="P34"  | IOSTANDARD = PCI33_3 ; # IO CHAN16   D2
97 
NET "PA<3>"        LOC="P33"  | IOSTANDARD = PCI33_3 ; # IO CHAN17   D3
98 
NET "PA<4>"        LOC="P32"  | IOSTANDARD = PCI33_3 ; # IO CHAN18   D4
99 
NET "PA<5>"        LOC="P20"  | IOSTANDARD = PCI33_3 ; # IO CHAN20   D5
100 
NET "PA<6>"        LOC="P19"  | IOSTANDARD = PCI33_3 ; # IO CHAN21   D6
101 
NET "PA<7>"        LOC="P13"  | IOSTANDARD = PCI33_3 ; # IO CHAN22   D7
102 
#
103 
# PORTB 5 Bit Parallel I/O (Possible FDC control port)
104 
#
105 
NET "PB<0>"        LOC="P12"  | IOSTANDARD = PCI33_3 ; # IO CHAN23   A0
106 
NET "PB<1>"        LOC="P4"   | IOSTANDARD = PCI33_3 ; # IO CHAN25   A1
107 
NET "PB<2>"        LOC="P3"   | IOSTANDARD = PCI33_3 ; # IO CHAN26   A3
108 
NET "PB<3>"        LOC="P94"  | IOSTANDARD = PCI33_3 ; # IO CHAN28   RD_N
109 
NET "PB<4>"        LOC="P93"  | IOSTANDARD = PCI33_3 ; # IO CHAN29   WR_N
110 
#
111 
# PORTC 3 Bit Input Port (actually top 3 bits of PortB)
112 
# Note input only pins (PC<5>) do not support the PCI33 diode clamps
113 
#
114 
NET "PC<5>"        LOC="P97"  | IOSTANDARD = LVCMOS33 ; # I  CHAN27 *** Not PCI33
115 
NET "PC<6>"        LOC="P89"  | IOSTANDARD = PCI33_3  ; # IO CHAN30   DRQ
116 
NET "PC<7>"        LOC="P88"  | IOSTANDARD = PCI33_3  ; # IO CHAN31   INT
117 
#
118 
# Push button switch
119 
# Note input only pins do not support the PCI33 diode clamps
120 
#
121 
NET "SW2_N"        LOC="P39"  | IOSTANDARD = LVCMOS33 ; # I CHAN2 Pushbutton Active Low
122 
NET "SW3_N"        LOC="P68"  | IOSTANDARD = LVCMOS33 ; # I CHAN9 Pushbutton Active Low
123 
#NET "PC<5>"        LOC="P82"  | IOSTANDARD = LVCMOS33 ; # I CHAN12
124 
#NET "PC<6>"        LOC="P21"  | IOSTANDARD = LVCMOS33 ; # I CHAN19
125 
#NET "PC<7>"        LOC="P7"   | IOSTANDARD = LVCMOS33 ; # I CHAN24
126 
#
127 
# XuLA I/O pins
128 
#
129 
#NET "CHAN_CLK" LOC="P44"  | IOSTANDARD = LVCMOS33 ; # CHAN_CLK I
130 
#NET "CHAN<0>"  LOC="P36"  | IOSTANDARD = PCI33_3  ; # CHAN0    I/O
131 
#NET "CHAN<1>"  LOC="P37"  | IOSTANDARD = PCI33_3  ; # CHAN1    I/O
132 
#NET "CHAN<2>"  LOC="P39"  | IOSTANDARD = LVCMOS33 ; # CHAN2    I
133 
#NET "CHAN<3>"  LOC="P50"  | IOSTANDARD = PCI33_3  ; # CHAN3    I/O
134 
#NET "CHAN<4>"  LOC="P52"  | IOSTANDARD = PCI33_3  ; # CHAN4    I/O
135 
#NET "CHAN<5>"  LOC="P56"  | IOSTANDARD = PCI33_3  ; # CHAN5    I/O
136 
#NET "CHAN<6>"  LOC="P57"  | IOSTANDARD = PCI33_3  ; # CHAN6    I/O
137 
#NET "CHAN<7>"  LOC="P61"  | IOSTANDARD = PCI33_3  ; # CHAN7    I/O
138 
#NET "CHAN<8>"  LOC="P62"  | IOSTANDARD = PCI33_3  ; # CHAN8    I/O
139 
#NET "CHAN<9>"  LOC="P68"  | IOSTANDARD = LVCMOS33 ; # CHAN9    I
140 
#NET "CHAN<10>" LOC="P72"  | IOSTANDARD = PCI33_3  ; # CHAN10   I/O
141 
#NET "CHAN<11>" LOC="P73"  | IOSTANDARD = PCI33_3  ; # CHAN11   I/O
142 
#NET "CHAN<12>" LOC="P82"  | IOSTANDARD = LVCMOS33 ; # CHAN12   I
143 
#NET "CHAN<13>" LOC="P83"  | IOSTANDARD = PCI33_3  ; # CHAN13   I/O
144 
#NET "CHAN<14>" LOC="P84"  | IOSTANDARD = PCI33_3  ; # CHAN14   I/O
145 
#NET "CHAN<15>" LOC="P35"  | IOSTANDARD = PCI33_3  ; # CHAN15   I/O
146 
#NET "CHAN<16>" LOC="P34"  | IOSTANDARD = PCI33_3  ; # CHAN16   I/O
147 
#NET "CHAN<17>" LOC="P33"  | IOSTANDARD = PCI33_3  ; # CHAN17   I/O
148 
#NET "CHAN<18>" LOC="P32"  | IOSTANDARD = PCI33_3  ; # CHAN18   I/O
149 
#NET "CHAN<19>" LOC="P21"  | IOSTANDARD = LVCMOS33 ; # CHAN19   I
150 
#NET "CHAN<20>" LOC="P20"  | IOSTANDARD = PCI33_3  ; # CHAN20   I/O
151 
#NET "CHAN<21>" LOC="P19"  | IOSTANDARD = PCI33_3  ; # CHAN21   I/O
152 
#NET "CHAN<22>" LOC="P13"  | IOSTANDARD = PCI33_3  ; # CHAN22   I/O
153 
#NET "CHAN<23>" LOC="P12"  | IOSTANDARD = PCI33_3  ; # CHAN23   I/O
154 
#NET "CHAN<24>" LOC="P7"   | IOSTANDARD = LVCMOS33 ; # CHAN24   I
155 
#NET "CHAN<25>" LOC="P4"   | IOSTANDARD = PCI33_3  ; # CHAN25   I/O
156 
#NET "CHAN<26>" LOC="P3"   | IOSTANDARD = PCI33_3  ; # CHAN26   I/O
157 
#NET "CHAN<27>" LOC="P97"  | IOSTANDARD = LVCMOS33 ; # CHAN27   I
158 
#NET "CHAN<28>" LOC="P94"  | IOSTANDARD = PCI33_3  ; # CHAN28   I/O
159 
#NET "CHAN<29>" LOC="P93"  | IOSTANDARD = PCI33_3  ; # CHAN29   I/O
160 
#NET "CHAN<30>" LOC="P89"  | IOSTANDARD = PCI33_3  ; # CHAN30   I/O
161 
#NET "CHAN<31>" LOC="P88"  | IOSTANDARD = PCI33_3  ; # CHAN31   I/O
162 
#NET "TCK"      LOC="P76"  | IOSTANDARD = PCI33_3  ; # TCK      I/O
163 
#NET "TDI"      LOC="P2"   | IOSTANDARD = PCI33_3  ; # TDI      I/O
164 
#NET "TDO"      LOC="P75"  | IOSTANDARD = PCI33_3  ; # TDO      I/O
165 
#NET "TMS"      LOC="P1"   | IOSTANDARD = PCI33_3  ; # TMS      I/O
166 
#
167 
# Timing Constraints
168 
#
169 
NET "FPGA_CLK" TNM_NET = "FPGA_CLK";
170 
TIMESPEC "TS_clk"=PERIOD "FPGA_CLK" 84 ns HIGH 50 %;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.