OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [src/] [sys09bug/] [sys09atl.vhd] - Blame information for rev 218

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 218 davidgb 
library IEEE;
2 
   use IEEE.std_logic_1164.all;
3 
   use IEEE.std_logic_arith.all;
4 
library unisim;
5 
   use unisim.vcomponents.all;
6 
 
7 
entity SYS09BUG_F000 is
8 
   port(
9 
      clk       : in  std_logic;
10 
      rst       : in  std_logic;
11 
      cs        : in  std_logic;
12 
      rw        : in  std_logic;
13 
      addr      : in  std_logic_vector(10 downto 0);
14 
      data_out  : out std_logic_vector(7 downto 0);
15 
      data_in   : in  std_logic_vector(7 downto 0)
16 
   );
17 
end SYS09BUG_F000;
18 
 
19 
architecture rtl of SYS09BUG_F000 is
20 
 
21 
   type data_array is array(0 to 0) of std_logic_vector(7 downto 0);
22 
   signal xdata : data_array;
23 
   signal en : std_logic_vector(0 downto 0);
24 
   signal dp : std_logic_vector(0 downto 0);
25 
   signal we : std_logic;
26 
 
27 
   begin
28 
 
29 
   ROM00: RAMB16_S9
30 
      generic map (
31 
         INIT_00 => x"0000000000000000000000000000000000000000000000000000000000000000",
32 
         INIT_01 => x"0000000000000000000000000000000000000000000000000000000000000000",
33 
         INIT_02 => x"0000000000000000000000000000000000000000000000000000000000000000",
34 
         INIT_03 => x"0000000000000000000000000000000000000000000000000000000000000000",
35 
         INIT_04 => x"0000000000000000000000000000000000000000000000000000000000000000",
36 
         INIT_05 => x"0000000000000000000000000000000000000000000000000000000000000000",
37 
         INIT_06 => x"0000000000000000000000000000000000000000000000000000000000000000",
38 
         INIT_07 => x"0000000000000000000000000000000000000000000000000000000000000000",
39 
         INIT_08 => x"0000000000000000000000000000000000000000000000000000000000000000",
40 
         INIT_09 => x"0000000000000000000000000000000000000000000000000000000000000000",
41 
         INIT_0a => x"0000000000000000000000000000000000000000000000000000000000000000",
42 
         INIT_0b => x"0000000000000000000000000000000000000000000000000000000000000000",
43 
         INIT_0c => x"0000000000000000000000000000000000000000000000000000000000000000",
44 
         INIT_0d => x"0000000000000000000000000000000000000000000000000000000000000000",
45 
         INIT_0e => x"0000000000000000000000000000000000000000000000000000000000000000",
46 
         INIT_0f => x"0000000000000000000000000000000000000000000000000000000000000000",
47 
         INIT_10 => x"0000000000000000000000000000000000000000000000000000000000000000",
48 
         INIT_11 => x"0000000000000000000000000000000000000000000000000000000000000000",
49 
         INIT_12 => x"0000000000000000000000000000000000000000000000000000000000000000",
50 
         INIT_13 => x"0000000000000000000000000000000000000000000000000000000000000000",
51 
         INIT_14 => x"0000000000000000000000000000000000000000000000000000000000000000",
52 
         INIT_15 => x"0000000000000000000000000000000000000000000000000000000000000000",
53 
         INIT_16 => x"0000000000000000000000000000000000000000000000000000000000000000",
54 
         INIT_17 => x"0000000000000000000000000000000000000000000000000000000000000000",
55 
         INIT_18 => x"0000000000000000000000000000000000000000000000000000000000000000",
56 
         INIT_19 => x"0000000000000000000000000000000000000000000000000000000000000000",
57 
         INIT_1a => x"0000000000000000000000000000000000000000000000000000000000000000",
58 
         INIT_1b => x"0000000000000000000000000000000000000000000000000000000000000000",
59 
         INIT_1c => x"0000000000000000000000000000000000000000000000000000000000000000",
60 
         INIT_1d => x"0000000000000000000000000000000000000000000000000000000000000000",
61 
         INIT_1e => x"0000000000000000000000000000000000000000000000000000000000000000",
62 
         INIT_1f => x"0000000000000000000000000000000000000000000000000000000000000000",
63 
         INIT_20 => x"0000000000000000000000000000000000000000000000000000000000000000",
64 
         INIT_21 => x"0000000000000000000000000000000000000000000000000000000000000000",
65 
         INIT_22 => x"0000000000000000000000000000000000000000000000000000000000000000",
66 
         INIT_23 => x"0000000000000000000000000000000000000000000000000000000000000000",
67 
         INIT_24 => x"0000000000000000000000000000000000000000000000000000000000000000",
68 
         INIT_25 => x"0000000000000000000000000000000000000000000000000000000000000000",
69 
         INIT_26 => x"0000000000000000000000000000000000000000000000000000000000000000",
70 
         INIT_27 => x"0000000000000000000000000000000000000000000000000000000000000000",
71 
         INIT_28 => x"0000000000000000000000000000000000000000000000000000000000000000",
72 
         INIT_29 => x"0000000000000000000000000000000000000000000000000000000000000000",
73 
         INIT_2a => x"0000000000000000000000000000000000000000000000000000000000000000",
74 
         INIT_2b => x"0000000000000000000000000000000000000000000000000000000000000000",
75 
         INIT_2c => x"0000000000000000000000000000000000000000000000000000000000000000",
76 
         INIT_2d => x"0000000000000000000000000000000000000000000000000000000000000000",
77 
         INIT_2e => x"0000000000000000000000000000000000000000000000000000000000000000",
78 
         INIT_2f => x"0000000000000000000000000000000000000000000000000000000000000000",
79 
         INIT_30 => x"0000000000000000000000000000000000000000000000000000000000000000",
80 
         INIT_31 => x"0000000000000000000000000000000000000000000000000000000000000000",
81 
         INIT_32 => x"0000000000000000000000000000000000000000000000000000000000000000",
82 
         INIT_33 => x"0000000000000000000000000000000000000000000000000000000000000000",
83 
         INIT_34 => x"0000000000000000000000000000000000000000000000000000000000000000",
84 
         INIT_35 => x"0000000000000000000000000000000000000000000000000000000000000000",
85 
         INIT_36 => x"0000000000000000000000000000000000000000000000000000000000000000",
86 
         INIT_37 => x"0000000000000000000000000000000000000000000000000000000000000000",
87 
         INIT_38 => x"0000000000000000000000000000000000000000000000000000000000000000",
88 
         INIT_39 => x"0000000000000000000000000000000000000000000000000000000000000000",
89 
         INIT_3a => x"0000000000000000000000000000000000000000000000000000000000000000",
90 
         INIT_3b => x"0000000000000000000000000000000000000000000000000000000000000000",
91 
         INIT_3c => x"0000000000000000000000000000000000000000000000000000000000000000",
92 
         INIT_3d => x"0000000000000000000000000000000000000000000000000000000000000000",
93 
         INIT_3e => x"0000000000000000000000000000000000000000000000000000000000000000",
94 
         INIT_3f => x"0000000000000000000000000000000000000000000000000000000000000000"
95 
      )
96 
      port map (
97 
         CLK     => clk,
98 
         SSR     => rst,
99 
         EN      => en(0),
100 
         WE      => we,
101 
         ADDR    => addr(10 downto 0),
102 
         DI      => data_in,
103 
         DIP(0)  => dp(0),
104 
         DO      => xdata(0),
105 
         DOP(0)  => dp(0)
106 
      );
107 
   rom_glue: process (cs, rw, addr, xdata)
108 
   begin
109 
      en(0)  <= cs;
110 
      data_out  <= xdata(0);
111 
      we <= not rw;
112 
   end process;
113 
end architecture rtl;
114 
 
115 
library IEEE;
116 
   use IEEE.std_logic_1164.all;
117 
   use IEEE.std_logic_arith.all;
118 
library unisim;
119 
   use unisim.vcomponents.all;
120 
 
121 
entity SYS09BUG_F800 is
122 
   port(
123 
      clk       : in  std_logic;
124 
      rst       : in  std_logic;
125 
      cs        : in  std_logic;
126 
      rw        : in  std_logic;
127 
      addr      : in  std_logic_vector(10 downto 0);
128 
      data_out  : out std_logic_vector(7 downto 0);
129 
      data_in   : in  std_logic_vector(7 downto 0)
130 
   );
131 
end SYS09BUG_F800;
132 
 
133 
architecture rtl of SYS09BUG_F800 is
134 
 
135 
   type data_array is array(0 to 0) of std_logic_vector(7 downto 0);
136 
   signal xdata : data_array;
137 
   signal en : std_logic_vector(0 downto 0);
138 
   signal dp : std_logic_vector(0 downto 0);
139 
   signal we : std_logic;
140 
 
141 
   begin
142 
 
143 
   ROM00: RAMB16_S9
144 
      generic map (
145 
         INIT_00 => x"A780A610C6C0DF8E107CFC8EF9FC81FA85FAF6FA21FC13FCFEFB04FC48F814F8",
146 
         INIT_01 => x"17431FE4A7D0866AAFDD8C30FB265AE26F0CC6420117D0DFBF00008EF9265AA0",
147 
         INIT_02 => x"175E86092C2081891FF1270D817F84B30317330217ADFC8EAE02178CFC8EF403",
148 
         INIT_03 => x"F5267CFC8C02300F2780E149FC8E20C0022F60C1B30317B80317408B981FBF03",
149 
         INIT_04 => x"0317211FE50117B5FC8E121F2D29EB02173B341FBC2094ADC020700217AFFC8E",
150 
         INIT_05 => x"260D8117275E81DD271881E12708811128DE0217730317250317A4A67B031725",
151 
         INIT_06 => x"C0DF8E321F220217BE203F31C22021315103173F865403170827A4A1A4A7390F",
152 
         INIT_07 => x"AC011FF0C4201F0634F0C41000C3101F390124E1AC203406298B021705201F30",
153 
         INIT_08 => x"1780A610C6020317AE0217E4AE6E0117B5FC8E103439623203270D03170527E4",
154 
         INIT_09 => x"265AE302172E8602237E810425208180A610C6E1AEF20217F5265AFA0217AC02",
155 
         INIT_0a => x"A0A709273F8184A60F271035558DFFFF8E10341A24C0DF8C1E29370217BC20EE",
156 
         INIT_0b => x"304AAE431F39FB265A188D08C6D3DF8E10B202163F86B502173984A73F86A4AF",
157 
         INIT_0c => x"84A7A4A604263F8184A60A24C0DF8C21AEB9FE16C80117068D4AAF0427268D1F",
158 
         INIT_0d => x"20C60434393D3139F7265A0427A1ACA0A608C6D3DF8E1039A0A7A0A7A0A7FF86",
159 
         INIT_0e => x"31813D2739811F0217F9265381260217D2DF7F540217118636FCBD8435FD265A",
160 
         INIT_0f => x"358E01170434E46AE46AE4EBE0EBE0E61034212991011726290234A80117F126",
161 
         INIT_10 => x"1386D2DF730602173F86BA27FFC102355FEB2080A70527E46AE0EB02340C2904",
162 
         INIT_11 => x"62A3E4ECE50117128636FCBDE4AF0130492562AC4D2930344A0117E26FFE0116",
163 
         INIT_12 => x"62EB68011762AE750117981F03CB2F0017F6FC8E64E720C60223200083100627",
164 
         INIT_13 => x"6532A301171486C326E4AC62AF5B0117981F53F526646A65011780A684EB63EB",
165 
         INIT_14 => x"29F68DF28D910017E50016F800168D01169035690017A7FC8E10347120028D39",
166 
         INIT_15 => x"D58DD18D5E8D3946AF0229E08DDC8D728D3948AF0229EB8DE78D618D394AAF02",
167 
         INIT_16 => x"8DB08D588D3942A70229BC8DBB8D6C8D3943A70229C78DC68D498D3944AF0229",
168 
         INIT_17 => x"B9FC8E39F726048180A62B011739C4A7808A0429A68DA58D5F8D3941A70229B1",
169 
         INIT_18 => x"AED78DD1FC8EB4001643A6E18DD7FC8EF42048AEEA8DC5FC8EBF0016311FF48D",
170 
         INIT_19 => x"FC8ED92041A6BC8DDDFC8ECF204AAEC58DBFFC8ED82046AECE8DCBFC8EE12044",
171 
         INIT_1a => x"B08DA98DA18D27FF17B5FC8E900016EEFC8EC4A6AA8DE7FC8ED02042A6B38DE2",
172 
         INIT_1b => x"290E8DA400172D86121F4D29098DD520CE8DC78DC08D17FF17B5FC8EBF8DB88D",
173 
         INIT_1c => x"39E0AB04342829078D891F484848483229118D903561A710343C29088D011F42",
174 
         INIT_1d => x"03226681072561813937800322468112254181393080032239811D253081578D",
175 
         INIT_1e => x"022F3981308B0F840235048D4444444402340235028D0235103439021A395780",
176 
         INIT_1f => x"048D0627D2DF7D8235F1265A2B8D2F8D2D860225E46880A608C602343D20078B",
177 
         INIT_20 => x"86008D82350185D0DF9FA60234903501A6F727018584A6D0DFBE10341D207F84",
178 
         INIT_21 => x"A7518684A70386D0DFBE903501A70235F6260885FA27028584A6D0DFBE123420",
179 
         INIT_22 => x"FA19BAFA18A4FA1598FA10C5FA04E6FA03D0FA02DBFA0139D2DFB7FF86016D84",
180 
         INIT_23 => x"8EF87BF96FF958D8F85354FB528FF84D23FA50C5F94C8CF847E4F84543F942AF",
181 
         INIT_24 => x"4F4620372E312067754239307379530000000A0DFFFFFFFF7BF98EF88EF88EF8",
182 
         INIT_25 => x"20043D5053202004202D20043F54414857043E040000000A0D4B04202D202052",
183 
         INIT_26 => x"412020043D50442020043D58492020043D59492020043D53552020043D435020",
184 
         INIT_27 => x"535FC0DFCE103904315343565A4E4948464504203A43432020043D422020043D",
185 
         INIT_28 => x"80E64AAE431FCADF9F6EC8DF9F6EC6DF9F6EC4DF9F6EC0DF9F6E0EFB16D2DFF7",
186 
         INIT_29 => x"42EE1F37F16E44AEC4EC10340822CEDFBC8B300F27FFFF8CCCDFBE49584F4AAF",
187 
         INIT_2a => x"00000000000000000000000000000000000000000000000000000000C2DF9F6E",
188 
         INIT_2b => x"0000000000000000000000000000000000000000000000000000000000000000",
189 
         INIT_2c => x"0000000000000000000000000000000000000000000000000000000000000000",
190 
         INIT_2d => x"0000000000000000000000000000000000000000000000000000000000000000",
191 
         INIT_2e => x"0000000000000000000000000000000000000000000000000000000000000000",
192 
         INIT_2f => x"0000000000000000000000000000000000000000000000000000000000000000",
193 
         INIT_30 => x"0000000000000000000000000000000000000000000000000000000000000000",
194 
         INIT_31 => x"0000000000000000000000000000000000000000000000000000000000000000",
195 
         INIT_32 => x"0000000000000000000000000000000000000000000000000000000000000000",
196 
         INIT_33 => x"0000000000000000000000000000000000000000000000000000000000000000",
197 
         INIT_34 => x"0000000000000000000000000000000000000000000000000000000000000000",
198 
         INIT_35 => x"0000000000000000000000000000000000000000000000000000000000000000",
199 
         INIT_36 => x"0000000000000000000000000000000000000000000000000000000000000000",
200 
         INIT_37 => x"0000000000000000000000000000000000000000000000000000000000000000",
201 
         INIT_38 => x"0000000000000000000000000000000000000000000000000000000000000000",
202 
         INIT_39 => x"0000000000000000000000000000000000000000000000000000000000000000",
203 
         INIT_3a => x"0000000000000000000000000000000000000000000000000000000000000000",
204 
         INIT_3b => x"0000000000000000000000000000000000000000000000000000000000000000",
205 
         INIT_3c => x"0000000000000000000000000000000000000000000000000000000000000000",
206 
         INIT_3d => x"0000000000000000000000000000000000000000000000000000000000000000",
207 
         INIT_3e => x"0000000000000000000000000000000000000000000000000000000000000000",
208 
         INIT_3f => x"FAFC06FD16FD12FD0EFD0AFD1AFD06FD00000000000000000000000000000000"
209 
      )
210 
      port map (
211 
         CLK     => clk,
212 
         SSR     => rst,
213 
         EN      => en(0),
214 
         WE      => we,
215 
         ADDR    => addr(10 downto 0),
216 
         DI      => data_in,
217 
         DIP(0)  => dp(0),
218 
         DO      => xdata(0),
219 
         DOP(0)  => dp(0)
220 
      );
221 
   rom_glue: process (cs, rw, addr, xdata)
222 
   begin
223 
      en(0)  <= cs;
224 
      data_out  <= xdata(0);
225 
      we <= not rw;
226 
   end process;
227 
end architecture rtl;
228 
 
229 
--
230 
-- SYS09BUG Monitor Program
231 
-- v1.0 - 21 November 2006 - John Knet
232 
--
233 
-- v1.1 - 22 december 2006 - John Kent
234 
--        made into 4K ROM/RAM.
235 
--
236 
library IEEE;
237 
use IEEE.STD_LOGIC_1164.ALL;
238 
use IEEE.STD_LOGIC_ARITH.ALL;
239 
library unisim;
240 
    use unisim.vcomponents.all;
241 
 
242 
entity mon_rom is
243 
    Port (
244 
       clk   : in  std_logic;
245 
       rst   : in  std_logic;
246 
       cs    : in  std_logic;
247 
       rw    : in  std_logic;
248 
       addr  : in  std_logic_vector (11 downto 0);
249 
       data_out : out std_logic_vector (7 downto 0);
250 
       data_in : in  std_logic_vector (7 downto 0)
251 
    );
252 
end mon_rom;
253 
 
254 
architecture rtl of mon_rom is
255 
 
256 
  signal we     : std_logic;
257 
  signal cs0    : std_logic;
258 
  signal cs1    : std_logic;
259 
  signal dp0    : std_logic;
260 
  signal dp1    : std_logic;
261 
  signal rdata0 : std_logic_vector(7 downto 0);
262 
  signal rdata1 : std_logic_vector(7 downto 0);
263 
 
264 
component SYS09BUG_F000
265 
    Port (
266 
       clk   : in  std_logic;
267 
       rst   : in  std_logic;
268 
       cs    : in  std_logic;
269 
       rw    : in  std_logic;
270 
       addr  : in  std_logic_vector (10 downto 0);
271 
       data_out : out std_logic_vector (7 downto 0);
272 
       data_in : in  std_logic_vector (7 downto 0)
273 
    );
274 
end component;
275 
 
276 
component SYS09BUG_F800
277 
    Port (
278 
       clk   : in  std_logic;
279 
       rst   : in  std_logic;
280 
       cs    : in  std_logic;
281 
       rw    : in  std_logic;
282 
       addr  : in  std_logic_vector (10 downto 0);
283 
       data_out : out std_logic_vector (7 downto 0);
284 
       data_in : in  std_logic_vector (7 downto 0)
285 
    );
286 
end component;
287 
 
288 
begin
289 
 
290 
   addr_f000 : SYS09BUG_F000 port map (
291 
       clk   => clk,
292 
       rst   => rst,
293 
       cs    => cs0,
294 
       rw    => rw,
295 
       addr  => addr(10 downto 0),
296 
       data_in => data_in,
297 
       data_out => rdata0
298 
    );
299 
 
300 
   addr_f800 : SYS09BUG_F800 port map (
301 
       clk   => clk,
302 
       rst   => rst,
303 
       cs    => cs1,
304 
       rw    => rw,
305 
       addr  => addr(10 downto 0),
306 
       data_in => data_in,
307 
       data_out => rdata1
308 
    );
309 
 
310 
    my_mon : process ( rw, addr, cs, rdata0, rdata1 )
311 
    begin
312 
       we    <= not rw;
313 
       case addr(11) is
314 
           when '0' =>
315 
               cs0   <= cs;
316 
               cs1   <= '0';
317 
               data_out <= rdata0;
318 
           when '1' =>
319 
               cs0   <= '0';
320 
               cs1   <= cs;
321 
               data_out <= rdata1;
322 
           when others =>
323 
               null;
324 
       end case;
325 
    end process;
326 
 
327 
end architecture rtl;
328 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.