OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [ir.bdf] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic 
/*
2 
WARNING: Do NOT edit the input and output ports in this file in a text
3 
editor if you plan to continue editing the block that represents it in
4 
the Block Editor! File corruption is VERY likely to occur.
5 
*/
6 
/*
7 
Copyright (C) 1991-2013 Altera Corporation
8 
Your use of Altera Corporation's design tools, logic functions
9 
and other software and tools, and its AMPP partner logic
10 
functions, and any output files from any of the foregoing
11 
(including device programming or simulation files), and any
12 
associated documentation or information are expressly subject
13 
to the terms and conditions of the Altera Program License
14 
Subscription Agreement, Altera MegaCore Function License
15 
Agreement, or other applicable license agreement, including,
16 
without limitation, that your use is for the sole purpose of
17 
programming logic devices manufactured by Altera and sold by
18 
Altera or its authorized distributors.  Please refer to the
19 
applicable agreement for further details.
20 
*/
21 
(header "graphic" (version "1.4"))
22 
(pin
23 
        (input)
24 
        (rect 40 80 216 96)
25 
        (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
26 
        (text "ctl_ir_we" (rect 9 0 51 12)(font "Arial" ))
27 
        (pt 176 8)
28 
        (drawing
29 
                (line (pt 92 12)(pt 117 12))
30 
                (line (pt 92 4)(pt 117 4))
31 
                (line (pt 121 8)(pt 176 8))
32 
                (line (pt 92 12)(pt 92 4))
33 
                (line (pt 117 4)(pt 121 8))
34 
                (line (pt 117 12)(pt 121 8))
35 
        )
36 
        (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
37 
)
38 
(pin
39 
        (input)
40 
        (rect 40 48 216 64)
41 
        (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
42 
        (text "db[7..0]" (rect 9 0 46 12)(font "Arial" ))
43 
        (pt 176 8)
44 
        (drawing
45 
                (line (pt 92 12)(pt 117 12))
46 
                (line (pt 92 4)(pt 117 4))
47 
                (line (pt 121 8)(pt 176 8))
48 
                (line (pt 92 12)(pt 92 4))
49 
                (line (pt 117 4)(pt 121 8))
50 
                (line (pt 117 12)(pt 121 8))
51 
        )
52 
        (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
53 
)
54 
(pin
55 
        (input)
56 
        (rect 40 64 216 80)
57 
        (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
58 
        (text "clk" (rect 9 0 23 12)(font "Arial" ))
59 
        (pt 176 8)
60 
        (drawing
61 
                (line (pt 92 12)(pt 117 12))
62 
                (line (pt 92 4)(pt 117 4))
63 
                (line (pt 121 8)(pt 176 8))
64 
                (line (pt 92 12)(pt 92 4))
65 
                (line (pt 117 4)(pt 121 8))
66 
                (line (pt 117 12)(pt 121 8))
67 
        )
68 
        (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
69 
)
70 
(pin
71 
        (output)
72 
        (rect 376 48 552 64)
73 
        (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
74 
        (text "opcode[7..0]" (rect 90 0 151 12)(font "Arial" ))
75 
        (pt 0 8)
76 
        (drawing
77 
                (line (pt 0 8)(pt 52 8))
78 
                (line (pt 52 4)(pt 78 4))
79 
                (line (pt 52 12)(pt 78 12))
80 
                (line (pt 52 12)(pt 52 4))
81 
                (line (pt 78 4)(pt 82 8))
82 
                (line (pt 82 8)(pt 78 12))
83 
                (line (pt 78 12)(pt 82 8))
84 
        )
85 
)
86 
(symbol
87 
        (rect 264 32 328 112)
88 
        (text "DFFE" (rect 1 0 25 10)(font "Arial" (font_size 6)))
89 
        (text "ir" (rect 3 68 8 80)(font "Arial" ))
90 
        (port
91 
                (pt 32 0)
92 
                (input)
93 
                (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold)))
94 
                (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold)))
95 
                (line (pt 32 4)(pt 32 0))
96 
        )
97 
        (port
98 
                (pt 32 80)
99 
                (input)
100 
                (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold)))
101 
                (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold)))
102 
                (line (pt 32 80)(pt 32 76))
103 
        )
104 
        (port
105 
                (pt 0 24)
106 
                (input)
107 
                (text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
108 
                (text "D" (rect 14 20 19 32)(font "Courier New" (bold)))
109 
                (line (pt 0 24)(pt 12 24))
110 
        )
111 
        (port
112 
                (pt 0 40)
113 
                (input)
114 
                (text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
115 
                (text "CLK" (rect 2 28 19 40)(font "Courier New" (bold))(invisible))
116 
                (line (pt 0 40)(pt 12 40))
117 
        )
118 
        (port
119 
                (pt 0 56)
120 
                (input)
121 
                (text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
122 
                (text "ENA" (rect 14 50 31 62)(font "Courier New" (bold)))
123 
                (line (pt 0 56)(pt 12 56))
124 
        )
125 
        (port
126 
                (pt 64 24)
127 
                (output)
128 
                (text "Q" (rect 44 20 49 32)(font "Courier New" (bold)))
129 
                (text "Q" (rect 44 20 48 32)(font "Courier New" (bold)))
130 
                (line (pt 53 24)(pt 64 24))
131 
        )
132 
        (drawing
133 
                (line (pt 12 68)(pt 52 68))
134 
                (line (pt 12 12)(pt 52 12))
135 
                (line (pt 52 68)(pt 52 12))
136 
                (line (pt 12 68)(pt 12 12))
137 
                (line (pt 12 34)(pt 19 41))
138 
                (line (pt 18 41)(pt 12 47))
139 
                (circle (rect 28 4 36 12))
140 
                (circle (rect 28 68 36 76))
141 
        )
142 
)
143 
(connector
144 
        (pt 216 56)
145 
        (pt 264 56)
146 
        (bus)
147 
)
148 
(connector
149 
        (pt 216 88)
150 
        (pt 264 88)
151 
)
152 
(connector
153 
        (pt 328 56)
154 
        (pt 376 56)
155 
        (bus)
156 
)
157 
(connector
158 
        (pt 216 72)
159 
        (pt 264 72)
160 
)
161 
(text "8 latches implement the opcode Instruction Register" (rect 160 136 451 150)(font "Arial" (font_size 8)))
162 
(title_block
163 
        (rect 40 176 297 228)
164 
        (name "title-custom-small")
165 
        (section (rect 0 0 256 17)(text "PROJECT" (rect 2 0 52 12)(font "Arial" ))(text "A-Z80" (rect 56 2 94 17)(font "Arial" (font_size 9)(bold)))(border))
166 
        (section (rect 104 0 256 17)(text "MODULE" (rect 2 1 48 13)(font "Arial" ))(text "ir" (rect 43 2 52 17)(font "Arial" (font_size 9)(bold)))(border))
167 
        (section (rect 0 18 256 34)(text "DESIGNER" (rect 2 0 59 12)(font "Arial" ))(text "Goran Devic" (rect 56 2 135 17)(font "Arial" (font_size 9)))(border))
168 
        (section (rect 0 35 256 51)(text "DATE" (rect 2 0 30 12)(font "Arial" ))(text "May 3, 2014" (rect 56 3 125 17)(font "Arial" (font_size 8)))(border))
169 
        (section (rect 192 35 256 51)(text "REV" (rect 2 1 25 13)(font "Arial" ))(text "1.1" (rect 43 3 60 17)(font "Arial" (font_size 8)))(border))
170 
        (drawing
171 
        )
172 
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.