URL
https://opencores.org/ocsvn/a-z80/a-z80/trunk
[/] [a-z80/] [trunk/] [cpu/] [toplevel/] [z80_top_ifc_n.sv] - Blame information for rev 3
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
3 |
gdevic |
//============================================================================
|
| 2 |
|
|
// Z80 Top level using the interface declaration
|
| 3 |
|
|
//============================================================================
|
| 4 |
|
|
`include "z80.svh"
|
| 5 |
|
|
|
| 6 |
|
|
module z80_top_ifc_n (z80_if.dut z80);
|
| 7 |
|
|
|
| 8 |
|
|
//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
| 9 |
|
|
// Include core A-Z80 level connecting all internal modules
|
| 10 |
|
|
//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
| 11 |
|
|
`include "core.i"
|
| 12 |
|
|
|
| 13 |
|
|
//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
| 14 |
|
|
// Address, Data and Control bus drivers connecting to external pins
|
| 15 |
|
|
//~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
| 16 |
|
|
address_pins address_pins_( .*, .abus(z80.A[15:0]) );
|
| 17 |
|
|
data_pins data_pins_ ( .*, .db(db0[7:0]), .D(z80.D[7:0]) );
|
| 18 |
|
|
control_pins_n control_pins_( .*,
|
| 19 |
|
|
.pin_nM1 (z80.nM1),
|
| 20 |
|
|
.pin_nMREQ (z80.nMREQ),
|
| 21 |
|
|
.pin_nIORQ (z80.nIORQ),
|
| 22 |
|
|
.pin_nRD (z80.nRD),
|
| 23 |
|
|
.pin_nWR (z80.nWR),
|
| 24 |
|
|
.pin_nRFSH (z80.nRFSH),
|
| 25 |
|
|
.pin_nHALT (z80.nHALT),
|
| 26 |
|
|
.pin_nWAIT (z80.nWAIT),
|
| 27 |
|
|
.pin_nBUSACK (z80.nBUSACK),
|
| 28 |
|
|
.pin_nINT (z80.nINT),
|
| 29 |
|
|
.pin_nNMI (z80.nNMI),
|
| 30 |
|
|
.pin_nRESET (z80.nRESET),
|
| 31 |
|
|
.pin_nBUSRQ (z80.nBUSRQ),
|
| 32 |
|
|
.CPUCLK (z80.CLK)
|
| 33 |
|
|
);
|
| 34 |
|
|
|
| 35 |
|
|
endmodule
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.