OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [host/] [basic_nexys3/] [ipcore_dir/] [clock/] [simulation/] [functional/] [wave.sv] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 gdevic
# file: wave.sv
2
#
3
# (c) Copyright 2008 - 2010 Xilinx, Inc. All rights reserved.
4
#
5
# This file contains confidential and proprietary information
6
# of Xilinx, Inc. and is protected under U.S. and
7
# international copyright and other intellectual property
8
# laws.
9
#
10
# DISCLAIMER
11
# This disclaimer is not a license and does not grant any
12
# rights to the materials distributed herewith. Except as
13
# otherwise provided in a valid license issued to you by
14
# Xilinx, and to the maximum extent permitted by applicable
15
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
16
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
17
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
18
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
19
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
20
# (2) Xilinx shall not be liable (whether in contract or tort,
21
# including negligence, or under any other theory of
22
# liability) for any loss or damage of any kind or nature
23
# related to, arising under or in connection with these
24
# materials, including for any direct, or any indirect,
25
# special, incidental, or consequential loss or damage
26
# (including loss of data, profits, goodwill, or any type of
27
# loss or damage suffered as a result of any action brought
28
# by a third party) even if such damage or loss was
29
# reasonably foreseeable or Xilinx had been advised of the
30
# possibility of the same.
31
#
32
# CRITICAL APPLICATIONS
33
# Xilinx products are not designed or intended to be fail-
34
# safe, or for use in any application requiring fail-safe
35
# performance, such as life-support or safety devices or
36
# systems, Class III medical devices, nuclear facilities,
37
# applications related to the deployment of airbags, or any
38
# other applications that could lead to death, personal
39
# injury, or severe property or environmental damage
40
# (individually and collectively, "Critical
41
# Applications"). Customer assumes the sole risk and
42
# liability of any use of Xilinx products in Critical
43
# Applications, subject only to applicable laws and
44
# regulations governing limitations on product liability.
45
#
46
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
47
# PART OF THIS FILE AT ALL TIMES.
48
#
49
# Get the windows set up
50
#
51
if {[catch {window new WatchList -name "Design Browser 1" -geometry 1054x819+536+322}] != ""} {
52
    window geometry "Design Browser 1" 1054x819+536+322
53
}
54
window target "Design Browser 1" on
55
browser using {Design Browser 1}
56
browser set \
57
    -scope nc::clock_tb
58
browser yview see nc::clock_tb
59
browser timecontrol set -lock 0
60
 
61
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 1010x600+0+541}] != ""} {
62
    window geometry "Waveform 1" 1010x600+0+541
63
}
64
window target "Waveform 1" on
65
waveform using {Waveform 1}
66
waveform sidebar visibility partial
67
waveform set \
68
    -primarycursor TimeA \
69
    -signalnames name \
70
    -signalwidth 175 \
71
    -units ns \
72
    -valuewidth 75
73
cursor set -using TimeA -time 0
74
waveform baseline set -time 0
75
waveform xview limits 0 20000n
76
 
77
#
78
# Define signal groups
79
#
80
catch {group new -name {Output clocks} -overlay 0}
81
catch {group new -name {Status/control} -overlay 0}
82
catch {group new -name {Counters} -overlay 0}
83
 
84
set id [waveform add -signals [list {nc::clock_tb.CLK_IN1}]]
85
 
86
group using {Output clocks}
87
group set -overlay 0
88
group set -comment {}
89
group clear 0 end
90
 
91
group insert \
92
    {clock_tb.dut.clk[1]} \
93
    {clock_tb.dut.clk[2]}
94
group using {Counters}
95
group set -overlay 0
96
group set -comment {}
97
group clear 0 end
98
 
99
group insert \
100
    {clock_tb.dut.counter[1]} \
101
    {clock_tb.dut.counter[2]}
102
group using {Status/control}
103
group set -overlay 0
104
group set -comment {}
105
group clear 0 end
106
 
107
group insert \
108
   {nc::clock_tb.LOCKED}
109
 
110
 
111
set id [waveform add -signals [list {nc::clock_tb.COUNT} ]]
112
 
113
set id [waveform add -signals [list {nc::clock_tb.test_phase} ]]
114
waveform format $id -radix %a
115
 
116
set groupId [waveform add -groups {{Input clocks}}]
117
set groupId [waveform add -groups {{Output clocks}}]
118
set groupId [waveform add -groups {{Status/control}}]
119
set groupId [waveform add -groups {{Counters}}]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.