URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [host/] [basic_nexys3/] [ipcore_dir/] [coregen.cgp] - Blame information for rev 8

Details | Compare with Previous | View Log


SET busformat = BusFormatAngleBracketNotRipped
SET designentry = Verilog
SET device = xc6slx16
SET devicefamily = spartan6
SET flowvendor = Other
SET package = csg324
SET speedgrade = -2
SET verilogsim = true
SET vhdlsim = false

Line No.	Rev	Author	Line
1	8	gdevic	`SET busformat = BusFormatAngleBracketNotRipped`
2			`SET designentry = Verilog`
3			`SET device = xc6slx16`
4			`SET devicefamily = spartan6`
5			`SET flowvendor = Other`
6			`SET package = csg324`
7			`SET speedgrade = -2`
8			`SET verilogsim = true`
9			`SET vhdlsim = false`

Browse

Tools

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [host/] [basic_nexys3/] [ipcore_dir/] [coregen.cgp] - Blame information for rev 8