OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [tools/] [zmac/] [readme.txt] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
Several things are happening here:
2
 
3
1. Generation of Z80 test code for ModelSim and FPGA at the "host/basic" level:
4
 
5
  Run the batch file "make_fpga.bat" generate "fpga.hex" from a test source file.
6
  This file is included by the host/basic/ram.v module into the FPGA image.
7
 
8
2. Generation of Z80 test code for the toplevel A-Z80 CPU ModelSim at the
9
   "cpu/toplevel/simulation/modelsim" level:
10
 
11
  Run the batch file "make_modelsim.bat" to generate this test file.
12
 
13
  /cpu/toplevel/tb_ram.sv is a ModelSim test bench for the toplevel A-Z80 block.
14
  There is no "host board" at that level but ModelSim's UART device will capture
15
  and print any output.
16
 
17
  "ram.hexdump" contains the test code that provides UART print functions as well
18
  as INT/NMI handlers used to test interrupts.
19
 
20
Currently tested sources which should work in both of those use cases:
21
 
22
     "hello_world.asm" - simply test UART print out functions
23
 
24
     "test.daa.asm" - runs DAA instruction on all values. The output should be
25
     ASCII-identical to the output of the DAA tests at tools/dongle/daa
26
 
27
     "test.neg.asm" - runs NEG instruction on all values. The output should be
28
     ASCII-identical to the output of the NEG tests at tools/dongle/neg
29
 
30
     "zexdoc.asm" - modified ZEXDOC test program

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.