1 |
2 |
vv_gulyaev |
-- (c) Copyright 1995-2020 Xilinx, Inc. All rights reserved.
|
2 |
|
|
--
|
3 |
|
|
-- This file contains confidential and proprietary information
|
4 |
|
|
-- of Xilinx, Inc. and is protected under U.S. and
|
5 |
|
|
-- international copyright and other intellectual property
|
6 |
|
|
-- laws.
|
7 |
|
|
--
|
8 |
|
|
-- DISCLAIMER
|
9 |
|
|
-- This disclaimer is not a license and does not grant any
|
10 |
|
|
-- rights to the materials distributed herewith. Except as
|
11 |
|
|
-- otherwise provided in a valid license issued to you by
|
12 |
|
|
-- Xilinx, and to the maximum extent permitted by applicable
|
13 |
|
|
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
|
14 |
|
|
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
|
15 |
|
|
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
|
16 |
|
|
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
|
17 |
|
|
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
|
18 |
|
|
-- (2) Xilinx shall not be liable (whether in contract or tort,
|
19 |
|
|
-- including negligence, or under any other theory of
|
20 |
|
|
-- liability) for any loss or damage of any kind or nature
|
21 |
|
|
-- related to, arising under or in connection with these
|
22 |
|
|
-- materials, including for any direct, or any indirect,
|
23 |
|
|
-- special, incidental, or consequential loss or damage
|
24 |
|
|
-- (including loss of data, profits, goodwill, or any type of
|
25 |
|
|
-- loss or damage suffered as a result of any action brought
|
26 |
|
|
-- by a third party) even if such damage or loss was
|
27 |
|
|
-- reasonably foreseeable or Xilinx had been advised of the
|
28 |
|
|
-- possibility of the same.
|
29 |
|
|
--
|
30 |
|
|
-- CRITICAL APPLICATIONS
|
31 |
|
|
-- Xilinx products are not designed or intended to be fail-
|
32 |
|
|
-- safe, or for use in any application requiring fail-safe
|
33 |
|
|
-- performance, such as life-support or safety devices or
|
34 |
|
|
-- systems, Class III medical devices, nuclear facilities,
|
35 |
|
|
-- applications related to the deployment of airbags, or any
|
36 |
|
|
-- other applications that could lead to death, personal
|
37 |
|
|
-- injury, or severe property or environmental damage
|
38 |
|
|
-- (individually and collectively, "Critical
|
39 |
|
|
-- Applications"). Customer assumes the sole risk and
|
40 |
|
|
-- liability of any use of Xilinx products in Critical
|
41 |
|
|
-- Applications, subject only to applicable laws and
|
42 |
|
|
-- regulations governing limitations on product liability.
|
43 |
|
|
--
|
44 |
|
|
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
|
45 |
|
|
-- PART OF THIS FILE AT ALL TIMES.
|
46 |
|
|
--
|
47 |
|
|
-- DO NOT MODIFY THIS FILE.
|
48 |
|
|
|
49 |
|
|
-- IP VLNV: xilinx.com:ip:axi_uartlite:2.0
|
50 |
|
|
-- IP Revision: 19
|
51 |
|
|
|
52 |
|
|
-- The following code must appear in the VHDL architecture header.
|
53 |
|
|
|
54 |
|
|
------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
|
55 |
|
|
COMPONENT axi_uartlite_module_sim
|
56 |
|
|
PORT (
|
57 |
|
|
s_axi_aclk : IN STD_LOGIC;
|
58 |
|
|
s_axi_aresetn : IN STD_LOGIC;
|
59 |
|
|
interrupt : OUT STD_LOGIC;
|
60 |
|
|
s_axi_awaddr : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
|
61 |
|
|
s_axi_awvalid : IN STD_LOGIC;
|
62 |
|
|
s_axi_awready : OUT STD_LOGIC;
|
63 |
|
|
s_axi_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
|
64 |
|
|
s_axi_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
|
65 |
|
|
s_axi_wvalid : IN STD_LOGIC;
|
66 |
|
|
s_axi_wready : OUT STD_LOGIC;
|
67 |
|
|
s_axi_bresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
|
68 |
|
|
s_axi_bvalid : OUT STD_LOGIC;
|
69 |
|
|
s_axi_bready : IN STD_LOGIC;
|
70 |
|
|
s_axi_araddr : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
|
71 |
|
|
s_axi_arvalid : IN STD_LOGIC;
|
72 |
|
|
s_axi_arready : OUT STD_LOGIC;
|
73 |
|
|
s_axi_rdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
|
74 |
|
|
s_axi_rresp : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
|
75 |
|
|
s_axi_rvalid : OUT STD_LOGIC;
|
76 |
|
|
s_axi_rready : IN STD_LOGIC;
|
77 |
|
|
rx : IN STD_LOGIC;
|
78 |
|
|
tx : OUT STD_LOGIC
|
79 |
|
|
);
|
80 |
|
|
END COMPONENT;
|
81 |
|
|
-- COMP_TAG_END ------ End COMPONENT Declaration ------------
|
82 |
|
|
|
83 |
|
|
-- The following code must appear in the VHDL architecture
|
84 |
|
|
-- body. Substitute your own instance name and net names.
|
85 |
|
|
|
86 |
|
|
------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
|
87 |
|
|
your_instance_name : axi_uartlite_module_sim
|
88 |
|
|
PORT MAP (
|
89 |
|
|
s_axi_aclk => s_axi_aclk,
|
90 |
|
|
s_axi_aresetn => s_axi_aresetn,
|
91 |
|
|
interrupt => interrupt,
|
92 |
|
|
s_axi_awaddr => s_axi_awaddr,
|
93 |
|
|
s_axi_awvalid => s_axi_awvalid,
|
94 |
|
|
s_axi_awready => s_axi_awready,
|
95 |
|
|
s_axi_wdata => s_axi_wdata,
|
96 |
|
|
s_axi_wstrb => s_axi_wstrb,
|
97 |
|
|
s_axi_wvalid => s_axi_wvalid,
|
98 |
|
|
s_axi_wready => s_axi_wready,
|
99 |
|
|
s_axi_bresp => s_axi_bresp,
|
100 |
|
|
s_axi_bvalid => s_axi_bvalid,
|
101 |
|
|
s_axi_bready => s_axi_bready,
|
102 |
|
|
s_axi_araddr => s_axi_araddr,
|
103 |
|
|
s_axi_arvalid => s_axi_arvalid,
|
104 |
|
|
s_axi_arready => s_axi_arready,
|
105 |
|
|
s_axi_rdata => s_axi_rdata,
|
106 |
|
|
s_axi_rresp => s_axi_rresp,
|
107 |
|
|
s_axi_rvalid => s_axi_rvalid,
|
108 |
|
|
s_axi_rready => s_axi_rready,
|
109 |
|
|
rx => rx,
|
110 |
|
|
tx => tx
|
111 |
|
|
);
|
112 |
|
|
-- INST_TAG_END ------ End INSTANTIATION Template ---------
|
113 |
|
|
|
114 |
|
|
-- You must compile the wrapper file axi_uartlite_module_sim.vhd when simulating
|
115 |
|
|
-- the core, axi_uartlite_module_sim. When compiling the wrapper file, be sure to
|
116 |
|
|
-- reference the VHDL simulation library.
|
117 |
|
|
|