OpenCores
URL https://opencores.org/ocsvn/aes-128-ecb-encoder/aes-128-ecb-encoder/trunk

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [aes128_ecb.ip_user_files/] [sim_scripts/] [axi_uartlite_module/] [modelsim/] [compile.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 vv_gulyaev 
vlib modelsim_lib/work
2 
vlib modelsim_lib/msim
3 
 
4 
vlib modelsim_lib/msim/xil_defaultlib
5 
vlib modelsim_lib/msim/xpm
6 
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
7 
vlib modelsim_lib/msim/lib_pkg_v1_0_2
8 
vlib modelsim_lib/msim/lib_srl_fifo_v1_0_2
9 
vlib modelsim_lib/msim/lib_cdc_v1_0_2
10 
vlib modelsim_lib/msim/axi_uartlite_v2_0_19
11 
 
12 
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
13 
vmap xpm modelsim_lib/msim/xpm
14 
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
15 
vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2
16 
vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2
17 
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
18 
vmap axi_uartlite_v2_0_19 modelsim_lib/msim/axi_uartlite_v2_0_19
19 
 
20 
vlog -work xil_defaultlib -64 -incr -sv -L xil_defaultlib "+incdir+/opt/cad/xilinx/Vivado2017/Vivado/2017.4/data/xilinx_vip/include" "+incdir+/opt/cad/xilinx/Vivado2017/Vivado/2017.4/data/xilinx_vip/include" \
21 
"/opt/cad/xilinx/Vivado2017/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
22 
 
23 
vcom -work xpm -64 -93 \
24 
"/opt/cad/xilinx/Vivado2017/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
25 
 
26 
vcom -work axi_lite_ipif_v3_0_4 -64 -93 \
27 
"../../../ipstatic/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
28 
 
29 
vcom -work lib_pkg_v1_0_2 -64 -93 \
30 
"../../../ipstatic/hdl/lib_pkg_v1_0_rfs.vhd" \
31 
 
32 
vcom -work lib_srl_fifo_v1_0_2 -64 -93 \
33 
"../../../ipstatic/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
34 
 
35 
vcom -work lib_cdc_v1_0_2 -64 -93 \
36 
"../../../ipstatic/hdl/lib_cdc_v1_0_rfs.vhd" \
37 
 
38 
vcom -work axi_uartlite_v2_0_19 -64 -93 \
39 
"../../../ipstatic/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
40 
 
41 
vcom -work xil_defaultlib -64 -93 \
42 
"../../../../aes128_ecb.srcs/sources_1/ip/axi_uartlite_module/sim/axi_uartlite_module.vhd" \
43 
 
44 
 
45 
vlog -work xil_defaultlib \
46 
"glbl.v"
47 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.