URL https://opencores.org/ocsvn/aes-128-ecb-encoder/aes-128-ecb-encoder/trunk

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [aes128_ecb.ip_user_files/] [sim_scripts/] [clk_gen/] [xsim/] [file_info.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line

Line No.	Rev	Author	Line
1	2	vv_gulyaev	`clk_gen_clk_wiz.v,verilog,xil_defaultlib,../../../../aes128_ecb.srcs/sources_1/ip/clk_gen/clk_gen_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"`
2			`clk_gen.v,verilog,xil_defaultlib,../../../../aes128_ecb.srcs/sources_1/ip/clk_gen/clk_gen.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"`
3			`glbl.v,Verilog,xil_defaultlib,glbl.v`

vv_gulyaev

clk_gen_clk_wiz.v,verilog,xil_defaultlib,../../../../aes128_ecb.srcs/sources_1/ip/clk_gen/clk_gen_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"

clk_gen.v,verilog,xil_defaultlib,../../../../aes128_ecb.srcs/sources_1/ip/clk_gen/clk_gen.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"

glbl.v,Verilog,xil_defaultlib,glbl.v

Browse

Tools

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [aes128_ecb.ip_user_files/] [sim_scripts/] [clk_gen/] [xsim/] [file_info.txt] - Blame information for rev 2