URL https://opencores.org/ocsvn/aes-128-ecb-encoder/aes-128-ecb-encoder/trunk

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [xsim.ini.map] - Blame information for rev 2

Details | Compare with Previous | View Log


std=$RDI_DATADIR/xsim/vhdl/std
ieee=$RDI_DATADIR/xsim/vhdl/ieee
ieee_proposed=$RDI_DATADIR/xsim/vhdl/ieee_proposed
vl=$RDI_DATADIR/xsim/vhdl/vl
synopsys=$RDI_DATADIR/xsim/vhdl/synopsys
secureip=$RDI_DATADIR/xsim/verilog/secureip
simprims_ver=$RDI_DATADIR/xsim/verilog/simprims_ver
xpm=$RDI_DATADIR/xsim/ip/xpm

Line No.	Rev	Author	Line
1	2	vv_gulyaev	`std=$RDI_DATADIR/xsim/vhdl/std`
2			`ieee=$RDI_DATADIR/xsim/vhdl/ieee`
3			`ieee_proposed=$RDI_DATADIR/xsim/vhdl/ieee_proposed`
4			`vl=$RDI_DATADIR/xsim/vhdl/vl`
5			`synopsys=$RDI_DATADIR/xsim/vhdl/synopsys`
6			`secureip=$RDI_DATADIR/xsim/verilog/secureip`
7			`simprims_ver=$RDI_DATADIR/xsim/verilog/simprims_ver`
8			`xpm=$RDI_DATADIR/xsim/ip/xpm`

Browse

Tools

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [fpga/] [aes128_ecb_2017/] [xsim.ini.map] - Blame information for rev 2