OpenCores
URL https://opencores.org/ocsvn/aes-128-ecb-encoder/aes-128-ecb-encoder/trunk

Subversion Repositories aes-128-ecb-encoder

[/] [aes-128-ecb-encoder/] [trunk/] [sim/] [run_sim_fpga_wrap_rtl] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 vv_gulyaev
#!/bin/csh
2
 
3
setenv TOP_DESIGN ./..
4
# -- Set current directory for unit
5
setenv CURR_DIR $PWD
6
cd ../
7
setenv UNIT_HOME $PWD
8
cd $CURR_DIR
9
 
10
rm -rf ./XRUN_rtl_libs/
11
source $UNIT_HOME/tb/vipcat_env_xrun64.csh
12
 
13
setenv XILINX_VIVADO /opt/xilinx/Vivado2017/Vivado/2017.4/
14
 
15
xrun \
16
+gui \
17
+libverbose \
18
+xmaccess+rwc\
19
-64bit\
20
-sv \
21
-uvm \
22
-smartorder \
23
-LOGfile xrun_fpga_tb.log \
24
-incdir ${TOP_DESIGN}/tb\
25
-top tb_fpga \
26
-top glbl \
27
+xmtimescale+1ps/1ps \
28
-xmlibdirname XRUN_fpga_wrap_rtl_libs \
29
-f ../sim/fpga_wrap_files_rtl.lst

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.