OpenCores
URL https://opencores.org/ocsvn/ahbmaster/ahbmaster/trunk

Subversion Repositories ahbmaster

[/] [ahbmaster/] [trunk/] [test79_AHBmaster/] [simulation/] [coreahblite_usertb_include.bfm] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 uson
// ********************************************************************
2
// Actel Corporation Proprietary and Confidential
3
//  Copyright 2010 Actel Corporation.  All rights reserved.
4
//
5
// ANY USE OR REDISTRIBUTION IN PART OR IN WHOLE MUST BE HANDLED IN
6
// ACCORDANCE WITH THE ACTEL LICENSE AGREEMENT AND MUST BE APPROVED
7
// IN ADVANCE IN WRITING.
8
//
9
// Description: User testbench include file for CoreAHBLite - contains
10
//                              various constants, procedures, etc. used by main BFM script
11
//
12
//
13
// SVN Revision Information:
14
// SVN $Revision: 21348 $
15
// SVN $Date: 2013-10-23 20:30:39 +0530 (Wed, 23 Oct 2013) $
16
//
17
//
18
// Notes:
19
// 1. best viewed with tabstops set to "4"
20
//
21
//
22
// *********************************************************************
23
 
24
 
25
memmap BASE                                     0x00000000;
26
 
27
// constants
28
constant mode0_slot_incr        0x10000000;
29
constant mode1_slot_incr        0x10000;
30
constant mode1_client_incr      0x1000;
31
constant huge_slotsize          0x80000000;
32
 
33
// global variables to store local copy of testbench parameters and constants
34
// derived from testbench parameters
35
int FAMILY
36
int MEMSPACE
37
int HADDR_SHG_CFG
38
int SC_0
39
int SC_1
40
int SC_2
41
int SC_3
42
int SC_4
43
int SC_5
44
int SC_6
45
int SC_7
46
int SC_8
47
int SC_9
48
int SC_10
49
int SC_11
50
int SC_12
51
int SC_13
52
int SC_14
53
int SC_15
54
int M0_AHBSLOT0ENABLE
55
int M0_AHBSLOT1ENABLE
56
int M0_AHBSLOT2ENABLE
57
int M0_AHBSLOT3ENABLE
58
int M0_AHBSLOT4ENABLE
59
int M0_AHBSLOT5ENABLE
60
int M0_AHBSLOT6ENABLE
61
int M0_AHBSLOT7ENABLE
62
int M0_AHBSLOT8ENABLE
63
int M0_AHBSLOT9ENABLE
64
int M0_AHBSLOT10ENABLE
65
int M0_AHBSLOT11ENABLE
66
int M0_AHBSLOT12ENABLE
67
int M0_AHBSLOT13ENABLE
68
int M0_AHBSLOT14ENABLE
69
int M0_AHBSLOT15ENABLE
70
int M0_AHBSLOT16ENABLE
71
int M1_AHBSLOT0ENABLE
72
int M1_AHBSLOT1ENABLE
73
int M1_AHBSLOT2ENABLE
74
int M1_AHBSLOT3ENABLE
75
int M1_AHBSLOT4ENABLE
76
int M1_AHBSLOT5ENABLE
77
int M1_AHBSLOT6ENABLE
78
int M1_AHBSLOT7ENABLE
79
int M1_AHBSLOT8ENABLE
80
int M1_AHBSLOT9ENABLE
81
int M1_AHBSLOT10ENABLE
82
int M1_AHBSLOT11ENABLE
83
int M1_AHBSLOT12ENABLE
84
int M1_AHBSLOT13ENABLE
85
int M1_AHBSLOT14ENABLE
86
int M1_AHBSLOT15ENABLE
87
int M1_AHBSLOT16ENABLE
88
int M2_AHBSLOT0ENABLE
89
int M2_AHBSLOT1ENABLE
90
int M2_AHBSLOT2ENABLE
91
int M2_AHBSLOT3ENABLE
92
int M2_AHBSLOT4ENABLE
93
int M2_AHBSLOT5ENABLE
94
int M2_AHBSLOT6ENABLE
95
int M2_AHBSLOT7ENABLE
96
int M2_AHBSLOT8ENABLE
97
int M2_AHBSLOT9ENABLE
98
int M2_AHBSLOT10ENABLE
99
int M2_AHBSLOT11ENABLE
100
int M2_AHBSLOT12ENABLE
101
int M2_AHBSLOT13ENABLE
102
int M2_AHBSLOT14ENABLE
103
int M2_AHBSLOT15ENABLE
104
int M2_AHBSLOT16ENABLE
105
int M3_AHBSLOT0ENABLE
106
int M3_AHBSLOT1ENABLE
107
int M3_AHBSLOT2ENABLE
108
int M3_AHBSLOT3ENABLE
109
int M3_AHBSLOT4ENABLE
110
int M3_AHBSLOT5ENABLE
111
int M3_AHBSLOT6ENABLE
112
int M3_AHBSLOT7ENABLE
113
int M3_AHBSLOT8ENABLE
114
int M3_AHBSLOT9ENABLE
115
int M3_AHBSLOT10ENABLE
116
int M3_AHBSLOT11ENABLE
117
int M3_AHBSLOT12ENABLE
118
int M3_AHBSLOT13ENABLE
119
int M3_AHBSLOT14ENABLE
120
int M3_AHBSLOT15ENABLE
121
int M3_AHBSLOT16ENABLE
122
int SC[16]
123
int M0_AHBSLOTENABLE[17]
124
int M1_AHBSLOTENABLE[17]
125
int M2_AHBSLOTENABLE[17]
126
int M3_AHBSLOTENABLE[17]
127
 
128
// GP_OUT bits that can be set/cleared from the BFM
129
constant REMAP_M0_BIT                   0
130
 
131
// GP_OUT bits that can be set/cleared from the BFM - also connecting to
132
// GP_IN bits in testbench that can be monitored
133
constant M0_REQ_BIT                             16
134
constant M0_ACK_BIT                             17
135
constant M1_REQ_BIT                             18
136
constant M1_ACK_BIT                             19
137
 
138
 
139
//---------------------------------------------------------------------------
140
// print line of underscores
141
//---------------------------------------------------------------------------
142
procedure pr_underscores
143
        print "____________________________________________________________________"
144
        print " "
145
return
146
 
147
//---------------------------------------------------------------------------
148
// initialize local variables from the ARGVALUE* BFM parameters passed
149
// down from the testbench HDL
150
//---------------------------------------------------------------------------
151
//procedure init_parameter_vars_temp
152
procedure init_parameter_vars
153
        int i0
154
        int d0
155
        set FAMILY                      $ARGVALUE0
156
        set MEMSPACE                    $ARGVALUE1
157
        set HADDR_SHG_CFG               $ARGVALUE2
158
        set SC_0                        $ARGVALUE3
159
        set SC_1                        $ARGVALUE4
160
        set SC_2                        $ARGVALUE5
161
        set SC_3                        $ARGVALUE6
162
        set SC_4                        $ARGVALUE7
163
        set SC_5                        $ARGVALUE8
164
        set SC_6                        $ARGVALUE9
165
        set SC_7                        $ARGVALUE10
166
        set SC_8                        $ARGVALUE11
167
        set SC_9                        $ARGVALUE12
168
        set SC_10                       $ARGVALUE13
169
        set SC_11                       $ARGVALUE14
170
        set SC_12                       $ARGVALUE15
171
        set SC_13                       $ARGVALUE16
172
        set SC_14                       $ARGVALUE17
173
        set SC_15                       $ARGVALUE18
174
        set M0_AHBSLOT0ENABLE           $ARGVALUE19
175
        set M0_AHBSLOT1ENABLE           $ARGVALUE20
176
        set M0_AHBSLOT2ENABLE           $ARGVALUE21
177
        set M0_AHBSLOT3ENABLE           $ARGVALUE22
178
        set M0_AHBSLOT4ENABLE           $ARGVALUE23
179
        set M0_AHBSLOT5ENABLE           $ARGVALUE24
180
        set M0_AHBSLOT6ENABLE           $ARGVALUE25
181
        set M0_AHBSLOT7ENABLE           $ARGVALUE26
182
        set M0_AHBSLOT8ENABLE           $ARGVALUE27
183
        set M0_AHBSLOT9ENABLE           $ARGVALUE28
184
        set M0_AHBSLOT10ENABLE          $ARGVALUE29
185
        set M0_AHBSLOT11ENABLE          $ARGVALUE30
186
        set M0_AHBSLOT12ENABLE          $ARGVALUE31
187
        set M0_AHBSLOT13ENABLE          $ARGVALUE32
188
        set M0_AHBSLOT14ENABLE          $ARGVALUE33
189
        set M0_AHBSLOT15ENABLE          $ARGVALUE34
190
        set M0_AHBSLOT16ENABLE          $ARGVALUE35
191
        set M1_AHBSLOT0ENABLE           $ARGVALUE36
192
        set M1_AHBSLOT1ENABLE           $ARGVALUE37
193
        set M1_AHBSLOT2ENABLE           $ARGVALUE38
194
        set M1_AHBSLOT3ENABLE           $ARGVALUE39
195
        set M1_AHBSLOT4ENABLE           $ARGVALUE40
196
        set M1_AHBSLOT5ENABLE           $ARGVALUE41
197
        set M1_AHBSLOT6ENABLE           $ARGVALUE42
198
        set M1_AHBSLOT7ENABLE           $ARGVALUE43
199
        set M1_AHBSLOT8ENABLE           $ARGVALUE44
200
        set M1_AHBSLOT9ENABLE           $ARGVALUE45
201
        set M1_AHBSLOT10ENABLE          $ARGVALUE46
202
        set M1_AHBSLOT11ENABLE          $ARGVALUE47
203
        set M1_AHBSLOT12ENABLE          $ARGVALUE48
204
        set M1_AHBSLOT13ENABLE          $ARGVALUE49
205
        set M1_AHBSLOT14ENABLE          $ARGVALUE50
206
        set M1_AHBSLOT15ENABLE          $ARGVALUE51
207
        set M1_AHBSLOT16ENABLE          $ARGVALUE52
208
        set M2_AHBSLOT0ENABLE           $ARGVALUE53
209
        set M2_AHBSLOT1ENABLE           $ARGVALUE54
210
        set M2_AHBSLOT2ENABLE           $ARGVALUE55
211
        set M2_AHBSLOT3ENABLE           $ARGVALUE56
212
        set M2_AHBSLOT4ENABLE           $ARGVALUE57
213
        set M2_AHBSLOT5ENABLE           $ARGVALUE58
214
        set M2_AHBSLOT6ENABLE           $ARGVALUE59
215
        set M2_AHBSLOT7ENABLE           $ARGVALUE60
216
        set M2_AHBSLOT8ENABLE           $ARGVALUE61
217
        set M2_AHBSLOT9ENABLE           $ARGVALUE62
218
        set M2_AHBSLOT10ENABLE          $ARGVALUE63
219
        set M2_AHBSLOT11ENABLE          $ARGVALUE64
220
        set M2_AHBSLOT12ENABLE          $ARGVALUE65
221
        set M2_AHBSLOT13ENABLE          $ARGVALUE66
222
        set M2_AHBSLOT14ENABLE          $ARGVALUE67
223
        set M2_AHBSLOT15ENABLE          $ARGVALUE68
224
        set M2_AHBSLOT16ENABLE          $ARGVALUE69
225
        set M3_AHBSLOT0ENABLE           $ARGVALUE70
226
        set M3_AHBSLOT1ENABLE           $ARGVALUE71
227
        set M3_AHBSLOT2ENABLE           $ARGVALUE72
228
        set M3_AHBSLOT3ENABLE           $ARGVALUE73
229
        set M3_AHBSLOT4ENABLE           $ARGVALUE74
230
        set M3_AHBSLOT5ENABLE           $ARGVALUE75
231
        set M3_AHBSLOT6ENABLE           $ARGVALUE76
232
        set M3_AHBSLOT7ENABLE           $ARGVALUE77
233
        set M3_AHBSLOT8ENABLE           $ARGVALUE78
234
        set M3_AHBSLOT9ENABLE           $ARGVALUE79
235
        set M3_AHBSLOT10ENABLE          $ARGVALUE80
236
        set M3_AHBSLOT11ENABLE          $ARGVALUE81
237
        set M3_AHBSLOT12ENABLE          $ARGVALUE82
238
        set M3_AHBSLOT13ENABLE          $ARGVALUE83
239
        set M3_AHBSLOT14ENABLE          $ARGVALUE84
240
        set M3_AHBSLOT15ENABLE          $ARGVALUE85
241
        set M3_AHBSLOT16ENABLE          $ARGVALUE86
242
 
243
        // aggregate parameters
244
        set SC[0]                       SC_0
245
        set SC[1]                       SC_1
246
        set SC[2]                       SC_2
247
        set SC[3]                       SC_3
248
        set SC[4]                       SC_4
249
        set SC[5]                       SC_5
250
        set SC[6]                       SC_6
251
        set SC[7]                       SC_7
252
        set SC[8]                       SC_8
253
        set SC[9]                       SC_9
254
        set SC[10]                  SC_10
255
        set SC[11]                  SC_11
256
        set SC[12]                  SC_12
257
        set SC[13]                  SC_13
258
        set SC[14]                  SC_14
259
        set SC[15]                  SC_15
260
 
261
        set M0_AHBSLOTENABLE[0]                 M0_AHBSLOT0ENABLE
262
        set M0_AHBSLOTENABLE[1]                 M0_AHBSLOT1ENABLE
263
        set M0_AHBSLOTENABLE[2]                 M0_AHBSLOT2ENABLE
264
        set M0_AHBSLOTENABLE[3]                 M0_AHBSLOT3ENABLE
265
        set M0_AHBSLOTENABLE[4]                 M0_AHBSLOT4ENABLE
266
        set M0_AHBSLOTENABLE[5]                 M0_AHBSLOT5ENABLE
267
        set M0_AHBSLOTENABLE[6]                 M0_AHBSLOT6ENABLE
268
        set M0_AHBSLOTENABLE[7]                 M0_AHBSLOT7ENABLE
269
        set M0_AHBSLOTENABLE[8]                 M0_AHBSLOT8ENABLE
270
        set M0_AHBSLOTENABLE[9]                 M0_AHBSLOT9ENABLE
271
        set M0_AHBSLOTENABLE[10]                M0_AHBSLOT10ENABLE
272
        set M0_AHBSLOTENABLE[11]                M0_AHBSLOT11ENABLE
273
        set M0_AHBSLOTENABLE[12]                M0_AHBSLOT12ENABLE
274
        set M0_AHBSLOTENABLE[13]                M0_AHBSLOT13ENABLE
275
        set M0_AHBSLOTENABLE[14]                M0_AHBSLOT14ENABLE
276
        set M0_AHBSLOTENABLE[15]                M0_AHBSLOT15ENABLE
277
        set M0_AHBSLOTENABLE[16]                M0_AHBSLOT16ENABLE
278
 
279
        set M1_AHBSLOTENABLE[0]                 M1_AHBSLOT0ENABLE
280
        set M1_AHBSLOTENABLE[1]                 M1_AHBSLOT1ENABLE
281
        set M1_AHBSLOTENABLE[2]                 M1_AHBSLOT2ENABLE
282
        set M1_AHBSLOTENABLE[3]                 M1_AHBSLOT3ENABLE
283
        set M1_AHBSLOTENABLE[4]                 M1_AHBSLOT4ENABLE
284
        set M1_AHBSLOTENABLE[5]                 M1_AHBSLOT5ENABLE
285
        set M1_AHBSLOTENABLE[6]                 M1_AHBSLOT6ENABLE
286
        set M1_AHBSLOTENABLE[7]                 M1_AHBSLOT7ENABLE
287
        set M1_AHBSLOTENABLE[8]                 M1_AHBSLOT8ENABLE
288
        set M1_AHBSLOTENABLE[9]                 M1_AHBSLOT9ENABLE
289
        set M1_AHBSLOTENABLE[10]                M1_AHBSLOT10ENABLE
290
        set M1_AHBSLOTENABLE[11]                M1_AHBSLOT11ENABLE
291
        set M1_AHBSLOTENABLE[12]                M1_AHBSLOT12ENABLE
292
        set M1_AHBSLOTENABLE[13]                M1_AHBSLOT13ENABLE
293
        set M1_AHBSLOTENABLE[14]                M1_AHBSLOT14ENABLE
294
        set M1_AHBSLOTENABLE[15]                M1_AHBSLOT15ENABLE
295
        set M1_AHBSLOTENABLE[16]                M1_AHBSLOT16ENABLE
296
 
297
        set M2_AHBSLOTENABLE[0]                 M2_AHBSLOT0ENABLE
298
        set M2_AHBSLOTENABLE[1]                 M2_AHBSLOT1ENABLE
299
        set M2_AHBSLOTENABLE[2]                 M2_AHBSLOT2ENABLE
300
        set M2_AHBSLOTENABLE[3]                 M2_AHBSLOT3ENABLE
301
        set M2_AHBSLOTENABLE[4]                 M2_AHBSLOT4ENABLE
302
        set M2_AHBSLOTENABLE[5]                 M2_AHBSLOT5ENABLE
303
        set M2_AHBSLOTENABLE[6]                 M2_AHBSLOT6ENABLE
304
        set M2_AHBSLOTENABLE[7]                 M2_AHBSLOT7ENABLE
305
        set M2_AHBSLOTENABLE[8]                 M2_AHBSLOT8ENABLE
306
        set M2_AHBSLOTENABLE[9]                 M2_AHBSLOT9ENABLE
307
        set M2_AHBSLOTENABLE[10]                M2_AHBSLOT10ENABLE
308
        set M2_AHBSLOTENABLE[11]                M2_AHBSLOT11ENABLE
309
        set M2_AHBSLOTENABLE[12]                M2_AHBSLOT12ENABLE
310
        set M2_AHBSLOTENABLE[13]                M2_AHBSLOT13ENABLE
311
        set M2_AHBSLOTENABLE[14]                M2_AHBSLOT14ENABLE
312
        set M2_AHBSLOTENABLE[15]                M2_AHBSLOT15ENABLE
313
        set M2_AHBSLOTENABLE[16]                M2_AHBSLOT16ENABLE
314
 
315
        set M3_AHBSLOTENABLE[0]                 M3_AHBSLOT0ENABLE
316
        set M3_AHBSLOTENABLE[1]                 M3_AHBSLOT1ENABLE
317
        set M3_AHBSLOTENABLE[2]                 M3_AHBSLOT2ENABLE
318
        set M3_AHBSLOTENABLE[3]                 M3_AHBSLOT3ENABLE
319
        set M3_AHBSLOTENABLE[4]                 M3_AHBSLOT4ENABLE
320
        set M3_AHBSLOTENABLE[5]                 M3_AHBSLOT5ENABLE
321
        set M3_AHBSLOTENABLE[6]                 M3_AHBSLOT6ENABLE
322
        set M3_AHBSLOTENABLE[7]                 M3_AHBSLOT7ENABLE
323
        set M3_AHBSLOTENABLE[8]                 M3_AHBSLOT8ENABLE
324
        set M3_AHBSLOTENABLE[9]                 M3_AHBSLOT9ENABLE
325
        set M3_AHBSLOTENABLE[10]                M3_AHBSLOT10ENABLE
326
        set M3_AHBSLOTENABLE[11]                M3_AHBSLOT11ENABLE
327
        set M3_AHBSLOTENABLE[12]                M3_AHBSLOT12ENABLE
328
        set M3_AHBSLOTENABLE[13]                M3_AHBSLOT13ENABLE
329
        set M3_AHBSLOTENABLE[14]                M3_AHBSLOT14ENABLE
330
        set M3_AHBSLOTENABLE[15]                M3_AHBSLOT15ENABLE
331
        set M3_AHBSLOTENABLE[16]                M3_AHBSLOT16ENABLE
332
 
333
        # print some variable values
334
        call pr_underscores
335
 
336
        print "MEMSPACE:%0d" MEMSPACE
337
        print "HADDR_SHG_CFG:%0d" HADDR_SHG_CFG
338
 
339
        loop i0 0 15 1
340
                set d0 SC[i0]
341
                print "SC bit:%0d is:%0d" i0 d0
342
        endloop
343
        loop i0 0 16 1
344
                set d0 M0_AHBSLOTENABLE[i0]
345
                print "M0_AHBSLOTENABLE bit:%0d is:%0d" i0 d0
346
        endloop
347
        loop i0 0 16 1
348
                set d0 M1_AHBSLOTENABLE[i0]
349
                print "M1_AHBSLOTENABLE bit:%0d is:%0d" i0 d0
350
        endloop
351
        loop i0 0 16 1
352
                set d0 M2_AHBSLOTENABLE[i0]
353
                print "M2_AHBSLOTENABLE bit:%0d is:%0d" i0 d0
354
        endloop
355
        loop i0 0 16 1
356
                set d0 M3_AHBSLOTENABLE[i0]
357
                print "M3_AHBSLOTENABLE bit:%0d is:%0d" i0 d0
358
        endloop
359
 
360
        call pr_underscores
361
 
362
return

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.