URL https://opencores.org/ocsvn/ahbmaster/ahbmaster/trunk

Subversion Repositories ahbmaster

[/] [ahbmaster/] [trunk/] [test79_AHBmaster/] [synthesis/] [AHBMASTER_FIC_sdc.sdc] - Blame information for rev 3

Details | Compare with Previous | View Log


# Top Level Design Parameters
 
# Clocks
 
create_clock -name {AHBMASTER_FIC|HCLK} -period 10.000000 -waveform {0.000000 5.000000} HCLK
 
# False Paths Between Clocks
 
 
# False Path Constraints
 
 
# Maximum Delay Constraints
 
 
# Multicycle Constraints
 
 
# Virtual Clocks
# Output Load Constraints
# Driving Cell Constraints
# Wire Loads
# set_wire_load_mode top
 
# Other Constraints

Line No.	Rev	Author	Line
1	3	uson	`# Top Level Design Parameters`
2
3			`# Clocks`
4
5			`create_clock -name {AHBMASTER_FIC\|HCLK} -period 10.000000 -waveform {0.000000 5.000000} HCLK`
6
7			`# False Paths Between Clocks`
8
9
10			`# False Path Constraints`
11
12
13			`# Maximum Delay Constraints`
14
15
16			`# Multicycle Constraints`
17
18
19			`# Virtual Clocks`
20			`# Output Load Constraints`
21			`# Driving Cell Constraints`
22			`# Wire Loads`
23			`# set_wire_load_mode top`
24
25			`# Other Constraints`

Browse

Tools

Subversion Repositories ahbmaster

[/] [ahbmaster/] [trunk/] [test79_AHBmaster/] [synthesis/] [AHBMASTER_FIC_sdc.sdc] - Blame information for rev 3