OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] [altor32/] [trunk/] [docs/] [altor_spr.md] - Blame information for rev 41

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 ultra_embe
´╗┐AltOR32 SPR Registers
2
=====================
3
 
4
### SPR_REG_VR
5
 
6
##### Description
7
Version register.
8
 
9
##### Encoding
10
`SPR_ADDR = 0x0000`
11
 
12
### SPR_REG_SR
13
 
14
##### Description
15
Status register (SR)
16
 
17
##### Encoding
18
`SPR_ADDR = 0x0011`
19
 
20
### SPR_REG_EPC
21
 
22
##### Description
23
Saved (prior to exception) PC register (EPC).
24
 
25
##### Encoding
26
`SPR_ADDR = 0x0020`
27
 
28
### SPR_REG_ESR
29
 
30
##### Description
31
Saved (prior to exception) status (SR) register (ESR).
32
 
33
##### Encoding
34
`SPR_ADDR = 0x0040`
35
 
36
### SR - Status Register
37
 
38
| Bit    | Description                    |
39
| ------ | -------------------------------|
40
| 2      | Interrupt enable.              |
41
| 9      | Flag status.                   |
42
| 10     | Carry out status.              |
43
| 17     | Instruction cache flush.       |
44
| 18     | Data cache flush.              |

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.