OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_c/] [jtag/] [jtag_xilinx_xsct/] [jtag.h] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon
/* Copyright 2012 Brian Swetland <swetland@frotz.net>
2
 *
3
 * Licensed under the Apache License, Version 2.0 (the "License");
4
 * you may not use this file except in compliance with the License.
5
 * You may obtain a copy of the License at
6
 *
7
 *     http://www.apache.org/licenses/LICENSE-2.0
8
 *
9
 * Unless required by applicable law or agreed to in writing, software
10
 * distributed under the License is distributed on an "AS IS" BASIS,
11
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12
 * See the License for the specific language governing permissions and
13
 * limitations under the License.
14
 */
15
 
16
#ifndef _JTAG_H_
17
#define _JTAG_H_
18
 
19
 
20
#define UPDATE_INDEX (1<< 0)
21
#define UPDATE_IR    (1<< 1)
22
#define UPDATE_DAT   (1<< 2)
23
 
24
 
25
#define UPDATE_WB_ADDR  0x7
26
#define UPDATE_WB_WR_DATA  0x6
27
#define UPDATE_WB_RD_DATA  0x5
28
#define RD_WR_STATUS    0x4
29
 
30
#define BIT_NUM         (word_width<<3) 
31
#define BYTE_NUM         word_width     
32
 
33
#define MISS_RETRY_NUM  10
34
 
35
 
36
/* Global vars */
37
unsigned int jtag_target_number=3;//default value for arty z7-20 board
38
unsigned int jtag_shift_reg_size=36;//default value 32 + 4
39
unsigned int index_num=126;
40
unsigned int word_width=4; // 
41
unsigned int write_verify=0;
42
unsigned int memory_offset=0;
43
unsigned int memory_boundary=0xFFFFFFFF;
44
unsigned int WORDS_NUM = 2;// will be updated after reading arguments
45
int chain_num = 4;
46
int chain_code= 0x23;
47
 
48
unsigned int mis_addr[MISS_RETRY_NUM+1];
49
unsigned int miss=0;
50
 
51
 
52
char * binary_file_name=0;
53
char enable_binary_send=0;
54
char enable_binary_verify=0;
55
char enable_binary_read=0;
56
char * write_data=0;
57
 
58
 
59
/* altera virtual jtag support */
60
int jtag_init( );
61
void jtag_vir(unsigned vir);
62
void jtag_vindex(unsigned vindex);
63
void jtag_vdr(unsigned sz, unsigned bits, unsigned *out);
64
void jtag_vdr_long(unsigned , unsigned * , unsigned *, int );
65
 
66
#include "jtag.c"
67
 
68
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.