OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-5.0/] [sw/] [mor1kx/] [link_rom.ld] - Blame information for rev 48

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 alirezamon 
OUTPUT_ARCH(or1knd)
2 
SEARCH_DIR(.)
3 
__DYNAMIC  =  0;
4 
 
5 
MEMORY
6 
{
7 
        vectors : ORIGIN = 0x00000000, LENGTH = 0x1000
8 
        code    : ORIGIN = 0x00001000, LENGTH = (4M - 0x1000)
9 
        ram     : ORIGIN = 4M, LENGTH = (1M)
10 
}
11 
 
12 
 
13 
/* Stack information variables */
14 
_min_stack      = 0x2000;   /* 8K - minimum stack space to reserve */
15 
 
16 
 
17 
SECTIONS
18 
{
19 
        .vectors :
20 
        {
21 
                *(.vectors)
22 
        } > vectors
23 
 
24 
        .text : {
25 
                _stext = .;
26 
                *(.text)
27 
                _etext  =  .;
28 
                __CTOR_LIST__ = .;
29 
                LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
30 
                *(.ctors)
31 
                LONG(0)
32 
                __CTOR_END__ = .;
33 
                __DTOR_LIST__ = .;
34 
                LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
35 
                *(.dtors)
36 
                LONG(0)
37 
                __DTOR_END__ = .;
38 
                *(.lit)
39 
                *(.shdata)
40 
                _endtext = .;
41 
        }  > code
42 
 
43 
        .rodata : {
44 
                *(.rodata);
45 
                *(.rodata.*)
46 
        } > code
47 
 
48 
        .shbss :
49 
        {
50 
                *(.shbss)
51 
        } > ram
52 
 
53 
        .talias :
54 
        {
55 
        }  > ram
56 
 
57 
        .data : {
58 
                sdata  =  .;
59 
                _sdata  =  .;
60 
                *(.data)
61 
                edata  =  .;
62 
                _edata  =  .;
63 
        } > code
64 
 
65 
        .bss :
66 
        {
67 
                _bss_start = .;
68 
                *(.bss)
69 
                *(COMMON)
70 
                _bss_end = .;
71 
        } > ram
72 
 
73 
        /* ensure there is enough room for stack */
74 
        .stack (NOLOAD): {
75 
                . = ALIGN(4);
76 
                . = . + _min_stack ;
77 
                . = ALIGN(4);
78 
                stack = . ;
79 
                _stack = . ;
80 
        } > ram
81 
 
82 
        .stab  0 (NOLOAD) :
83 
        {
84 
                [ .stab ]
85 
        }
86 
 
87 
        .stabstr  0 (NOLOAD) :
88 
        {
89 
                [ .stabstr ]
90 
        }
91 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.