OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [ao486/] [pipeline/] [microcode_commands.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
/*
2
 * Copyright (c) 2014, Aleksander Osman
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without
6
 * modification, are permitted provided that the following conditions are met:
7
 *
8
 * * Redistributions of source code must retain the above copyright notice, this
9
 *   list of conditions and the following disclaimer.
10
 *
11
 * * Redistributions in binary form must reproduce the above copyright notice,
12
 *   this list of conditions and the following disclaimer in the documentation
13
 *   and/or other materials provided with the distribution.
14
 *
15
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
16
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
18
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
19
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
21
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
22
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
23
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
24
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
25
 */
26
 
27
`include "defines.v"
28
 
29
//PARSED_COMMENTS: this file contains parsed script comments
30
 
31
module microcode_commands(
32
    input               clk,
33
    input               rst_n,
34
 
35
    input               protected_mode,
36
    input               real_mode,
37
    input               v8086_mode,
38
 
39
    input               io_allow_check_needed,
40
    input               exc_push_error,
41
    input               cr0_pg,
42
    input               oflag,
43
    input               ntflag,
44
    input       [1:0]   cpl,
45
 
46
    input       [31:0]  glob_param_1,
47
    input       [31:0]  glob_param_3,
48
    input       [63:0]  glob_descriptor,
49
 
50
    input               mc_operand_32bit,
51
 
52
    input       [6:0]   mc_cmd,
53
    input       [87:0]  mc_decoder,
54
 
55
    input       [5:0]   mc_step,
56
    input       [3:0]   mc_cmdex_last,
57
 
58
 
59
    output      [6:0]   mc_cmd_next,
60
    output      [6:0]   mc_cmd_current,
61
    output      [3:0]   mc_cmdex_current
62
);
63
 
64
//------------------------------------------------------------------------------
65
 
66
reg [6:0]   mc_saved_command;
67
reg [3:0]   mc_saved_cmdex;
68
 
69
//------------------------------------------------------------------------------
70
 
71
//------------------------------------------------------------------------------
72
 
73
// synthesis translate_off
74
wire _unused_ok = &{ 1'b0, glob_param_1[31:18], glob_param_1[15:2], glob_param_3[31:25], glob_param_3[16:0], glob_descriptor[63:47], glob_descriptor[39:0], mc_decoder[87:29], mc_decoder[23:0], 1'b0 };
75
// synthesis translate_on
76
 
77
//------------------------------------------------------------------------------
78
 
79
`include "autogen/microcode_commands.v"
80
 
81
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.