OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [soc/] [driver_sd/] [driver_sd_hw.tcl] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
# TCL File Generated by Component Editor 13.1
2
# Thu Jan 16 22:27:48 CET 2014
3
# DO NOT MODIFY
4
 
5
 
6
# 
7
# driver_sd "driver_sd" v1.0
8
#  2014.01.16.22:27:48
9
# 
10
# 
11
 
12
# 
13
# request TCL package from ACDS 13.1
14
# 
15
package require -exact qsys 13.1
16
 
17
 
18
# 
19
# module driver_sd
20
# 
21
set_module_property DESCRIPTION ""
22
set_module_property NAME driver_sd
23
set_module_property VERSION 1.0
24
set_module_property INTERNAL false
25
set_module_property OPAQUE_ADDRESS_MAP true
26
set_module_property GROUP ao486
27
set_module_property AUTHOR ""
28
set_module_property DISPLAY_NAME driver_sd
29
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
30
set_module_property EDITABLE true
31
set_module_property ANALYZE_HDL AUTO
32
set_module_property REPORT_TO_TALKBACK false
33
set_module_property ALLOW_GREYBOX_GENERATION false
34
 
35
 
36
# 
37
# file sets
38
# 
39
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
40
set_fileset_property QUARTUS_SYNTH TOP_LEVEL driver_sd
41
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
42
add_fileset_file driver_sd.v VERILOG PATH driver_sd.v TOP_LEVEL_FILE
43
 
44
 
45
# 
46
# parameters
47
# 
48
 
49
 
50
# 
51
# display items
52
# 
53
 
54
 
55
# 
56
# connection point clock
57
# 
58
add_interface clock clock end
59
set_interface_property clock clockRate 0
60
set_interface_property clock ENABLED true
61
set_interface_property clock EXPORT_OF ""
62
set_interface_property clock PORT_NAME_MAP ""
63
set_interface_property clock CMSIS_SVD_VARIABLES ""
64
set_interface_property clock SVD_ADDRESS_GROUP ""
65
 
66
add_interface_port clock clk clk Input 1
67
 
68
 
69
# 
70
# connection point avalon_slave_0
71
# 
72
add_interface avalon_slave_0 avalon end
73
set_interface_property avalon_slave_0 addressUnits WORDS
74
set_interface_property avalon_slave_0 associatedClock clock
75
set_interface_property avalon_slave_0 associatedReset reset_sink
76
set_interface_property avalon_slave_0 bitsPerSymbol 8
77
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
78
set_interface_property avalon_slave_0 burstcountUnits WORDS
79
set_interface_property avalon_slave_0 explicitAddressSpan 0
80
set_interface_property avalon_slave_0 holdTime 0
81
set_interface_property avalon_slave_0 linewrapBursts false
82
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
83
set_interface_property avalon_slave_0 readLatency 0
84
set_interface_property avalon_slave_0 readWaitTime 1
85
set_interface_property avalon_slave_0 setupTime 0
86
set_interface_property avalon_slave_0 timingUnits Cycles
87
set_interface_property avalon_slave_0 writeWaitTime 0
88
set_interface_property avalon_slave_0 ENABLED true
89
set_interface_property avalon_slave_0 EXPORT_OF ""
90
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
91
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
92
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""
93
 
94
add_interface_port avalon_slave_0 avs_address address Input 2
95
add_interface_port avalon_slave_0 avs_read read Input 1
96
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
97
add_interface_port avalon_slave_0 avs_write write Input 1
98
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
99
add_interface_port avalon_slave_0 avs_waitrequest waitrequest Output 1
100
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
101
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
102
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
103
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0
104
 
105
 
106
# 
107
# connection point reset_sink
108
# 
109
add_interface reset_sink reset end
110
set_interface_property reset_sink associatedClock clock
111
set_interface_property reset_sink synchronousEdges DEASSERT
112
set_interface_property reset_sink ENABLED true
113
set_interface_property reset_sink EXPORT_OF ""
114
set_interface_property reset_sink PORT_NAME_MAP ""
115
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
116
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
117
 
118
add_interface_port reset_sink rst_n reset_n Input 1
119
 
120
 
121
# 
122
# connection point avalon_master_0
123
# 
124
add_interface avalon_master_0 avalon start
125
set_interface_property avalon_master_0 addressUnits SYMBOLS
126
set_interface_property avalon_master_0 associatedClock clock
127
set_interface_property avalon_master_0 associatedReset reset_sink
128
set_interface_property avalon_master_0 bitsPerSymbol 8
129
set_interface_property avalon_master_0 burstOnBurstBoundariesOnly false
130
set_interface_property avalon_master_0 burstcountUnits WORDS
131
set_interface_property avalon_master_0 doStreamReads false
132
set_interface_property avalon_master_0 doStreamWrites false
133
set_interface_property avalon_master_0 holdTime 0
134
set_interface_property avalon_master_0 linewrapBursts false
135
set_interface_property avalon_master_0 maximumPendingReadTransactions 0
136
set_interface_property avalon_master_0 readLatency 0
137
set_interface_property avalon_master_0 readWaitTime 1
138
set_interface_property avalon_master_0 setupTime 0
139
set_interface_property avalon_master_0 timingUnits Cycles
140
set_interface_property avalon_master_0 writeWaitTime 0
141
set_interface_property avalon_master_0 ENABLED true
142
set_interface_property avalon_master_0 EXPORT_OF ""
143
set_interface_property avalon_master_0 PORT_NAME_MAP ""
144
set_interface_property avalon_master_0 CMSIS_SVD_VARIABLES ""
145
set_interface_property avalon_master_0 SVD_ADDRESS_GROUP ""
146
 
147
add_interface_port avalon_master_0 avm_waitrequest waitrequest Input 1
148
add_interface_port avalon_master_0 avm_read read Output 1
149
add_interface_port avalon_master_0 avm_readdata readdata Input 32
150
add_interface_port avalon_master_0 avm_readdatavalid readdatavalid Input 1
151
add_interface_port avalon_master_0 avm_write write Output 1
152
add_interface_port avalon_master_0 avm_writedata writedata Output 32
153
add_interface_port avalon_master_0 avm_address address Output 32
154
 
155
 
156
# 
157
# connection point export_sd
158
# 
159
add_interface export_sd conduit end
160
set_interface_property export_sd associatedClock clock
161
set_interface_property export_sd associatedReset reset_sink
162
set_interface_property export_sd ENABLED true
163
set_interface_property export_sd EXPORT_OF ""
164
set_interface_property export_sd PORT_NAME_MAP ""
165
set_interface_property export_sd CMSIS_SVD_VARIABLES ""
166
set_interface_property export_sd SVD_ADDRESS_GROUP ""
167
 
168
add_interface_port export_sd sd_clk export Output 1
169
add_interface_port export_sd sd_dat export Bidir 4
170
add_interface_port export_sd sd_cmd export Bidir 1
171
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.