OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [soc/] [vga/] [vga_hw.tcl] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
# TCL File Generated by Component Editor 13.1
2
# Fri Jan 17 20:02:44 CET 2014
3
# DO NOT MODIFY
4
 
5
 
6
# 
7
# vga "vga" v1.0
8
#  2014.01.17.20:02:44
9
# 
10
# 
11
 
12
# 
13
# request TCL package from ACDS 13.1
14
# 
15
package require -exact qsys 13.1
16
 
17
 
18
# 
19
# module vga
20
# 
21
set_module_property DESCRIPTION ""
22
set_module_property NAME vga
23
set_module_property VERSION 1.0
24
set_module_property INTERNAL false
25
set_module_property OPAQUE_ADDRESS_MAP true
26
set_module_property GROUP ao486
27
set_module_property AUTHOR ""
28
set_module_property DISPLAY_NAME vga
29
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
30
set_module_property EDITABLE true
31
set_module_property ANALYZE_HDL AUTO
32
set_module_property REPORT_TO_TALKBACK false
33
set_module_property ALLOW_GREYBOX_GENERATION false
34
 
35
 
36
# 
37
# file sets
38
# 
39
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
40
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga
41
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
42
add_fileset_file vga.v VERILOG PATH vga.v TOP_LEVEL_FILE
43
 
44
 
45
# 
46
# parameters
47
# 
48
 
49
 
50
# 
51
# display items
52
# 
53
 
54
 
55
# 
56
# connection point sys
57
# 
58
add_interface sys avalon end
59
set_interface_property sys addressUnits WORDS
60
set_interface_property sys associatedClock clock_sink
61
set_interface_property sys associatedReset reset_sink
62
set_interface_property sys bitsPerSymbol 8
63
set_interface_property sys burstOnBurstBoundariesOnly false
64
set_interface_property sys burstcountUnits WORDS
65
set_interface_property sys explicitAddressSpan 0
66
set_interface_property sys holdTime 0
67
set_interface_property sys linewrapBursts false
68
set_interface_property sys maximumPendingReadTransactions 0
69
set_interface_property sys readLatency 0
70
set_interface_property sys readWaitTime 1
71
set_interface_property sys setupTime 0
72
set_interface_property sys timingUnits Cycles
73
set_interface_property sys writeWaitTime 0
74
set_interface_property sys ENABLED true
75
set_interface_property sys EXPORT_OF ""
76
set_interface_property sys PORT_NAME_MAP ""
77
set_interface_property sys CMSIS_SVD_VARIABLES ""
78
set_interface_property sys SVD_ADDRESS_GROUP ""
79
 
80
add_interface_port sys sys_address address Input 8
81
add_interface_port sys sys_read read Input 1
82
add_interface_port sys sys_readdata readdata Output 32
83
add_interface_port sys sys_write write Input 1
84
add_interface_port sys sys_writedata writedata Input 32
85
set_interface_assignment sys embeddedsw.configuration.isFlash 0
86
set_interface_assignment sys embeddedsw.configuration.isMemoryDevice 0
87
set_interface_assignment sys embeddedsw.configuration.isNonVolatileStorage 0
88
set_interface_assignment sys embeddedsw.configuration.isPrintableDevice 0
89
 
90
 
91
# 
92
# connection point io_b
93
# 
94
add_interface io_b avalon end
95
set_interface_property io_b addressUnits WORDS
96
set_interface_property io_b associatedClock clock_sink
97
set_interface_property io_b associatedReset reset_sink
98
set_interface_property io_b bitsPerSymbol 8
99
set_interface_property io_b burstOnBurstBoundariesOnly false
100
set_interface_property io_b burstcountUnits WORDS
101
set_interface_property io_b explicitAddressSpan 0
102
set_interface_property io_b holdTime 0
103
set_interface_property io_b linewrapBursts false
104
set_interface_property io_b maximumPendingReadTransactions 0
105
set_interface_property io_b readLatency 0
106
set_interface_property io_b readWaitTime 1
107
set_interface_property io_b setupTime 0
108
set_interface_property io_b timingUnits Cycles
109
set_interface_property io_b writeWaitTime 0
110
set_interface_property io_b ENABLED true
111
set_interface_property io_b EXPORT_OF ""
112
set_interface_property io_b PORT_NAME_MAP ""
113
set_interface_property io_b CMSIS_SVD_VARIABLES ""
114
set_interface_property io_b SVD_ADDRESS_GROUP ""
115
 
116
add_interface_port io_b io_b_address address Input 4
117
add_interface_port io_b io_b_read read Input 1
118
add_interface_port io_b io_b_readdata readdata Output 8
119
add_interface_port io_b io_b_write write Input 1
120
add_interface_port io_b io_b_writedata writedata Input 8
121
set_interface_assignment io_b embeddedsw.configuration.isFlash 0
122
set_interface_assignment io_b embeddedsw.configuration.isMemoryDevice 0
123
set_interface_assignment io_b embeddedsw.configuration.isNonVolatileStorage 0
124
set_interface_assignment io_b embeddedsw.configuration.isPrintableDevice 0
125
 
126
 
127
# 
128
# connection point io_c
129
# 
130
add_interface io_c avalon end
131
set_interface_property io_c addressUnits WORDS
132
set_interface_property io_c associatedClock clock_sink
133
set_interface_property io_c associatedReset reset_sink
134
set_interface_property io_c bitsPerSymbol 8
135
set_interface_property io_c burstOnBurstBoundariesOnly false
136
set_interface_property io_c burstcountUnits WORDS
137
set_interface_property io_c explicitAddressSpan 0
138
set_interface_property io_c holdTime 0
139
set_interface_property io_c linewrapBursts false
140
set_interface_property io_c maximumPendingReadTransactions 0
141
set_interface_property io_c readLatency 0
142
set_interface_property io_c readWaitTime 1
143
set_interface_property io_c setupTime 0
144
set_interface_property io_c timingUnits Cycles
145
set_interface_property io_c writeWaitTime 0
146
set_interface_property io_c ENABLED true
147
set_interface_property io_c EXPORT_OF ""
148
set_interface_property io_c PORT_NAME_MAP ""
149
set_interface_property io_c CMSIS_SVD_VARIABLES ""
150
set_interface_property io_c SVD_ADDRESS_GROUP ""
151
 
152
add_interface_port io_c io_c_address address Input 4
153
add_interface_port io_c io_c_read read Input 1
154
add_interface_port io_c io_c_readdata readdata Output 8
155
add_interface_port io_c io_c_write write Input 1
156
add_interface_port io_c io_c_writedata writedata Input 8
157
set_interface_assignment io_c embeddedsw.configuration.isFlash 0
158
set_interface_assignment io_c embeddedsw.configuration.isMemoryDevice 0
159
set_interface_assignment io_c embeddedsw.configuration.isNonVolatileStorage 0
160
set_interface_assignment io_c embeddedsw.configuration.isPrintableDevice 0
161
 
162
 
163
# 
164
# connection point io_d
165
# 
166
add_interface io_d avalon end
167
set_interface_property io_d addressUnits WORDS
168
set_interface_property io_d associatedClock clock_sink
169
set_interface_property io_d associatedReset reset_sink
170
set_interface_property io_d bitsPerSymbol 8
171
set_interface_property io_d burstOnBurstBoundariesOnly false
172
set_interface_property io_d burstcountUnits WORDS
173
set_interface_property io_d explicitAddressSpan 0
174
set_interface_property io_d holdTime 0
175
set_interface_property io_d linewrapBursts false
176
set_interface_property io_d maximumPendingReadTransactions 0
177
set_interface_property io_d readLatency 0
178
set_interface_property io_d readWaitTime 1
179
set_interface_property io_d setupTime 0
180
set_interface_property io_d timingUnits Cycles
181
set_interface_property io_d writeWaitTime 0
182
set_interface_property io_d ENABLED true
183
set_interface_property io_d EXPORT_OF ""
184
set_interface_property io_d PORT_NAME_MAP ""
185
set_interface_property io_d CMSIS_SVD_VARIABLES ""
186
set_interface_property io_d SVD_ADDRESS_GROUP ""
187
 
188
add_interface_port io_d io_d_address address Input 4
189
add_interface_port io_d io_d_read read Input 1
190
add_interface_port io_d io_d_readdata readdata Output 8
191
add_interface_port io_d io_d_write write Input 1
192
add_interface_port io_d io_d_writedata writedata Input 8
193
set_interface_assignment io_d embeddedsw.configuration.isFlash 0
194
set_interface_assignment io_d embeddedsw.configuration.isMemoryDevice 0
195
set_interface_assignment io_d embeddedsw.configuration.isNonVolatileStorage 0
196
set_interface_assignment io_d embeddedsw.configuration.isPrintableDevice 0
197
 
198
 
199
# 
200
# connection point mem
201
# 
202
add_interface mem avalon end
203
set_interface_property mem addressUnits WORDS
204
set_interface_property mem associatedClock clock_sink
205
set_interface_property mem associatedReset reset_sink
206
set_interface_property mem bitsPerSymbol 8
207
set_interface_property mem burstOnBurstBoundariesOnly false
208
set_interface_property mem burstcountUnits WORDS
209
set_interface_property mem explicitAddressSpan 0
210
set_interface_property mem holdTime 0
211
set_interface_property mem linewrapBursts false
212
set_interface_property mem maximumPendingReadTransactions 0
213
set_interface_property mem readLatency 0
214
set_interface_property mem readWaitTime 1
215
set_interface_property mem setupTime 0
216
set_interface_property mem timingUnits Cycles
217
set_interface_property mem writeWaitTime 0
218
set_interface_property mem ENABLED true
219
set_interface_property mem EXPORT_OF ""
220
set_interface_property mem PORT_NAME_MAP ""
221
set_interface_property mem CMSIS_SVD_VARIABLES ""
222
set_interface_property mem SVD_ADDRESS_GROUP ""
223
 
224
add_interface_port mem mem_address address Input 17
225
add_interface_port mem mem_read read Input 1
226
add_interface_port mem mem_readdata readdata Output 8
227
add_interface_port mem mem_write write Input 1
228
add_interface_port mem mem_writedata writedata Input 8
229
set_interface_assignment mem embeddedsw.configuration.isFlash 0
230
set_interface_assignment mem embeddedsw.configuration.isMemoryDevice 0
231
set_interface_assignment mem embeddedsw.configuration.isNonVolatileStorage 0
232
set_interface_assignment mem embeddedsw.configuration.isPrintableDevice 0
233
 
234
 
235
# 
236
# connection point clock_sink
237
# 
238
add_interface clock_sink clock end
239
set_interface_property clock_sink clockRate 0
240
set_interface_property clock_sink ENABLED true
241
set_interface_property clock_sink EXPORT_OF ""
242
set_interface_property clock_sink PORT_NAME_MAP ""
243
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
244
set_interface_property clock_sink SVD_ADDRESS_GROUP ""
245
 
246
add_interface_port clock_sink clk_26 clk Input 1
247
 
248
 
249
# 
250
# connection point reset_sink
251
# 
252
add_interface reset_sink reset end
253
set_interface_property reset_sink associatedClock clock_sink
254
set_interface_property reset_sink synchronousEdges DEASSERT
255
set_interface_property reset_sink ENABLED true
256
set_interface_property reset_sink EXPORT_OF ""
257
set_interface_property reset_sink PORT_NAME_MAP ""
258
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
259
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
260
 
261
add_interface_port reset_sink rst_n reset_n Input 1
262
 
263
 
264
# 
265
# connection point export_vga
266
# 
267
add_interface export_vga conduit end
268
set_interface_property export_vga associatedClock clock_sink
269
set_interface_property export_vga associatedReset reset_sink
270
set_interface_property export_vga ENABLED true
271
set_interface_property export_vga EXPORT_OF ""
272
set_interface_property export_vga PORT_NAME_MAP ""
273
set_interface_property export_vga CMSIS_SVD_VARIABLES ""
274
set_interface_property export_vga SVD_ADDRESS_GROUP ""
275
 
276
add_interface_port export_vga vga_clock export Output 1
277
add_interface_port export_vga vga_sync_n export Output 1
278
add_interface_port export_vga vga_blank_n export Output 1
279
add_interface_port export_vga vga_horiz_sync export Output 1
280
add_interface_port export_vga vga_vert_sync export Output 1
281
add_interface_port export_vga vga_r export Output 8
282
add_interface_port export_vga vga_g export Output 8
283
add_interface_port export_vga vga_b export Output 8
284
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.