| 1 |
2 |
alfik |
# -------------------------------------------------------------------------- #
|
| 2 |
|
|
#
|
| 3 |
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
| 4 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
| 5 |
|
|
# and other software and tools, and its AMPP partner logic
|
| 6 |
|
|
# functions, and any output files from any of the foregoing
|
| 7 |
|
|
# (including device programming or simulation files), and any
|
| 8 |
|
|
# associated documentation or information are expressly subject
|
| 9 |
|
|
# to the terms and conditions of the Altera Program License
|
| 10 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
| 11 |
|
|
# Agreement, or other applicable license agreement, including,
|
| 12 |
|
|
# without limitation, that your use is for the sole purpose of
|
| 13 |
|
|
# programming logic devices manufactured by Altera and sold by
|
| 14 |
|
|
# Altera or its authorized distributors. Please refer to the
|
| 15 |
|
|
# applicable agreement for further details.
|
| 16 |
|
|
#
|
| 17 |
|
|
# -------------------------------------------------------------------------- #
|
| 18 |
|
|
#
|
| 19 |
|
|
# Quartus II 64-Bit
|
| 20 |
|
|
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
|
| 21 |
|
|
# Date created = 23:26:50 November 05, 2013
|
| 22 |
|
|
#
|
| 23 |
|
|
# -------------------------------------------------------------------------- #
|
| 24 |
|
|
#
|
| 25 |
|
|
# Note:
|
| 26 |
|
|
#
|
| 27 |
|
|
# 1) Do not modify this file. This file was generated
|
| 28 |
|
|
# automatically by the Quartus II software and is used
|
| 29 |
|
|
# to preserve global assignments across Quartus II versions.
|
| 30 |
|
|
#
|
| 31 |
|
|
# -------------------------------------------------------------------------- #
|
| 32 |
|
|
|
| 33 |
|
|
set_global_assignment -name PROJECT_SHOW_ENTITY_NAME On
|
| 34 |
|
|
set_global_assignment -name PROJECT_USE_SIMPLIFIED_NAMES Off
|
| 35 |
|
|
set_global_assignment -name VER_COMPATIBLE_DB_DIR export_db
|
| 36 |
|
|
set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE_DB Off
|
| 37 |
|
|
set_global_assignment -name SMART_RECOMPILE Off
|
| 38 |
|
|
set_global_assignment -name FLOW_DISABLE_ASSEMBLER Off
|
| 39 |
|
|
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER Off
|
| 40 |
|
|
set_global_assignment -name FLOW_ENABLE_HC_COMPARE Off
|
| 41 |
|
|
set_global_assignment -name HC_OUTPUT_DIR hc_output
|
| 42 |
|
|
set_global_assignment -name SAVE_MIGRATION_INFO_DURING_COMPILATION Off
|
| 43 |
|
|
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS Off
|
| 44 |
|
|
set_global_assignment -name RUN_FULL_COMPILE_ON_DEVICE_CHANGE On
|
| 45 |
|
|
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER Off
|
| 46 |
|
|
set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS "Use global settings"
|
| 47 |
|
|
set_global_assignment -name FLOW_HARDCOPY_DESIGN_READINESS_CHECK On
|
| 48 |
|
|
set_global_assignment -name FLOW_ENABLE_PARALLEL_MODULES On
|
| 49 |
|
|
set_global_assignment -name ENABLE_COMPACT_REPORT_TABLE Off
|
| 50 |
|
|
set_global_assignment -name REVISION_TYPE Base
|
| 51 |
|
|
set_global_assignment -name DEFAULT_HOLD_MULTICYCLE "Same as Multicycle"
|
| 52 |
|
|
set_global_assignment -name CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS On
|
| 53 |
|
|
set_global_assignment -name CUT_OFF_READ_DURING_WRITE_PATHS On
|
| 54 |
|
|
set_global_assignment -name CUT_OFF_IO_PIN_FEEDBACK On
|
| 55 |
|
|
set_global_assignment -name DO_COMBINED_ANALYSIS Off
|
| 56 |
|
|
set_global_assignment -name TDC_AGGRESSIVE_HOLD_CLOSURE_EFFORT On
|
| 57 |
|
|
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN Off
|
| 58 |
|
|
set_global_assignment -name ANALYZE_LATCHES_AS_SYNCHRONOUS_ELEMENTS On
|
| 59 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS On
|
| 60 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria V"
|
| 61 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix IV"
|
| 62 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone IV E"
|
| 63 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone III"
|
| 64 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family "MAX V"
|
| 65 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix V"
|
| 66 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria V GZ"
|
| 67 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family "MAX II"
|
| 68 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria II GX"
|
| 69 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria II GZ"
|
| 70 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone IV GX"
|
| 71 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone III LS"
|
| 72 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix III"
|
| 73 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone V"
|
| 74 |
|
|
set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING Off
|
| 75 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria V"
|
| 76 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix IV"
|
| 77 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone IV E"
|
| 78 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone III"
|
| 79 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "MAX V"
|
| 80 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix V"
|
| 81 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria V GZ"
|
| 82 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "MAX II"
|
| 83 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria II GX"
|
| 84 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria II GZ"
|
| 85 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone IV GX"
|
| 86 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone III LS"
|
| 87 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix III"
|
| 88 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Cyclone V"
|
| 89 |
|
|
set_global_assignment -name TIMEQUEST_REPORT_NUM_WORST_CASE_TIMING_PATHS 100
|
| 90 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Arria V"
|
| 91 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone IV E"
|
| 92 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Stratix IV"
|
| 93 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone III"
|
| 94 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "MAX V"
|
| 95 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Stratix V"
|
| 96 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Arria V GZ"
|
| 97 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "MAX II"
|
| 98 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Arria II GX"
|
| 99 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Arria II GZ"
|
| 100 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone IV GX"
|
| 101 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone III LS"
|
| 102 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Stratix III"
|
| 103 |
|
|
set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone V"
|
| 104 |
|
|
set_global_assignment -name MUX_RESTRUCTURE Auto
|
| 105 |
|
|
set_global_assignment -name MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE Off
|
| 106 |
|
|
set_global_assignment -name ENABLE_IP_DEBUG Off
|
| 107 |
|
|
set_global_assignment -name SAVE_DISK_SPACE On
|
| 108 |
|
|
set_global_assignment -name DISABLE_OCP_HW_EVAL Off
|
| 109 |
|
|
set_global_assignment -name DEVICE_FILTER_PACKAGE Any
|
| 110 |
|
|
set_global_assignment -name DEVICE_FILTER_PIN_COUNT Any
|
| 111 |
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE Any
|
| 112 |
|
|
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ""
|
| 113 |
|
|
set_global_assignment -name VERILOG_INPUT_VERSION Verilog_2001
|
| 114 |
|
|
set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
|
| 115 |
|
|
set_global_assignment -name FAMILY "Cyclone IV GX"
|
| 116 |
|
|
set_global_assignment -name TRUE_WYSIWYG_FLOW Off
|
| 117 |
|
|
set_global_assignment -name SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES Off
|
| 118 |
|
|
set_global_assignment -name STATE_MACHINE_PROCESSING Auto
|
| 119 |
|
|
set_global_assignment -name SAFE_STATE_MACHINE Off
|
| 120 |
|
|
set_global_assignment -name EXTRACT_VERILOG_STATE_MACHINES On
|
| 121 |
|
|
set_global_assignment -name EXTRACT_VHDL_STATE_MACHINES On
|
| 122 |
|
|
set_global_assignment -name IGNORE_VERILOG_INITIAL_CONSTRUCTS Off
|
| 123 |
|
|
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000
|
| 124 |
|
|
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 250
|
| 125 |
|
|
set_global_assignment -name INFER_RAMS_FROM_RAW_LOGIC On
|
| 126 |
|
|
set_global_assignment -name PARALLEL_SYNTHESIS On
|
| 127 |
|
|
set_global_assignment -name DSP_BLOCK_BALANCING Auto
|
| 128 |
|
|
set_global_assignment -name MAX_BALANCING_DSP_BLOCKS "-1 (Unlimited)"
|
| 129 |
|
|
set_global_assignment -name NOT_GATE_PUSH_BACK On
|
| 130 |
|
|
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE On
|
| 131 |
|
|
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS Off
|
| 132 |
|
|
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS On
|
| 133 |
|
|
set_global_assignment -name IGNORE_CARRY_BUFFERS Off
|
| 134 |
|
|
set_global_assignment -name IGNORE_CASCADE_BUFFERS Off
|
| 135 |
|
|
set_global_assignment -name IGNORE_GLOBAL_BUFFERS Off
|
| 136 |
|
|
set_global_assignment -name IGNORE_ROW_GLOBAL_BUFFERS Off
|
| 137 |
|
|
set_global_assignment -name IGNORE_LCELL_BUFFERS Off
|
| 138 |
|
|
set_global_assignment -name MAX7000_IGNORE_LCELL_BUFFERS AUTO
|
| 139 |
|
|
set_global_assignment -name IGNORE_SOFT_BUFFERS On
|
| 140 |
|
|
set_global_assignment -name MAX7000_IGNORE_SOFT_BUFFERS Off
|
| 141 |
|
|
set_global_assignment -name LIMIT_AHDL_INTEGERS_TO_32_BITS Off
|
| 142 |
|
|
set_global_assignment -name AUTO_GLOBAL_CLOCK_MAX On
|
| 143 |
|
|
set_global_assignment -name AUTO_GLOBAL_OE_MAX On
|
| 144 |
|
|
set_global_assignment -name MAX_AUTO_GLOBAL_REGISTER_CONTROLS On
|
| 145 |
|
|
set_global_assignment -name AUTO_IMPLEMENT_IN_ROM Off
|
| 146 |
|
|
set_global_assignment -name APEX20K_TECHNOLOGY_MAPPER Lut
|
| 147 |
|
|
set_global_assignment -name OPTIMIZATION_TECHNIQUE Balanced
|
| 148 |
|
|
set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE Balanced
|
| 149 |
|
|
set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE Balanced
|
| 150 |
|
|
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE Balanced
|
| 151 |
|
|
set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE Balanced
|
| 152 |
|
|
set_global_assignment -name MAXII_OPTIMIZATION_TECHNIQUE Balanced
|
| 153 |
|
|
set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE Speed
|
| 154 |
|
|
set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE Balanced
|
| 155 |
|
|
set_global_assignment -name MERCURY_OPTIMIZATION_TECHNIQUE Area
|
| 156 |
|
|
set_global_assignment -name FLEX6K_OPTIMIZATION_TECHNIQUE Area
|
| 157 |
|
|
set_global_assignment -name FLEX10K_OPTIMIZATION_TECHNIQUE Area
|
| 158 |
|
|
set_global_assignment -name ALLOW_XOR_GATE_USAGE On
|
| 159 |
|
|
set_global_assignment -name AUTO_LCELL_INSERTION On
|
| 160 |
|
|
set_global_assignment -name CARRY_CHAIN_LENGTH 48
|
| 161 |
|
|
set_global_assignment -name FLEX6K_CARRY_CHAIN_LENGTH 32
|
| 162 |
|
|
set_global_assignment -name FLEX10K_CARRY_CHAIN_LENGTH 32
|
| 163 |
|
|
set_global_assignment -name MERCURY_CARRY_CHAIN_LENGTH 48
|
| 164 |
|
|
set_global_assignment -name STRATIX_CARRY_CHAIN_LENGTH 70
|
| 165 |
|
|
set_global_assignment -name STRATIXII_CARRY_CHAIN_LENGTH 70
|
| 166 |
|
|
set_global_assignment -name CASCADE_CHAIN_LENGTH 2
|
| 167 |
|
|
set_global_assignment -name PARALLEL_EXPANDER_CHAIN_LENGTH 16
|
| 168 |
|
|
set_global_assignment -name MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH 4
|
| 169 |
|
|
set_global_assignment -name AUTO_CARRY_CHAINS On
|
| 170 |
|
|
set_global_assignment -name AUTO_CASCADE_CHAINS On
|
| 171 |
|
|
set_global_assignment -name AUTO_PARALLEL_EXPANDERS On
|
| 172 |
|
|
set_global_assignment -name AUTO_OPEN_DRAIN_PINS On
|
| 173 |
|
|
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP Off
|
| 174 |
|
|
set_global_assignment -name AUTO_ROM_RECOGNITION On
|
| 175 |
|
|
set_global_assignment -name AUTO_RAM_RECOGNITION On
|
| 176 |
|
|
set_global_assignment -name AUTO_DSP_RECOGNITION On
|
| 177 |
|
|
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION Auto
|
| 178 |
|
|
set_global_assignment -name ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES Auto
|
| 179 |
|
|
set_global_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION On
|
| 180 |
|
|
set_global_assignment -name STRICT_RAM_RECOGNITION Off
|
| 181 |
|
|
set_global_assignment -name ALLOW_SYNCH_CTRL_USAGE On
|
| 182 |
|
|
set_global_assignment -name FORCE_SYNCH_CLEAR Off
|
| 183 |
|
|
set_global_assignment -name AUTO_RAM_BLOCK_BALANCING On
|
| 184 |
|
|
set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION Off
|
| 185 |
|
|
set_global_assignment -name AUTO_RESOURCE_SHARING Off
|
| 186 |
|
|
set_global_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION Off
|
| 187 |
|
|
set_global_assignment -name ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION Off
|
| 188 |
|
|
set_global_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION Off
|
| 189 |
|
|
set_global_assignment -name MAX7000_FANIN_PER_CELL 100
|
| 190 |
|
|
set_global_assignment -name USE_LOGICLOCK_CONSTRAINTS_IN_BALANCING On
|
| 191 |
|
|
set_global_assignment -name MAX_RAM_BLOCKS_M512 "-1 (Unlimited)"
|
| 192 |
|
|
set_global_assignment -name MAX_RAM_BLOCKS_M4K "-1 (Unlimited)"
|
| 193 |
|
|
set_global_assignment -name MAX_RAM_BLOCKS_MRAM "-1 (Unlimited)"
|
| 194 |
|
|
set_global_assignment -name IGNORE_TRANSLATE_OFF_AND_SYNTHESIS_OFF Off
|
| 195 |
|
|
set_global_assignment -name STRATIXGX_BYPASS_REMAPPING_OF_FORCE_SIGNAL_DETECT_SIGNAL_THRESHOLD_SELECT Off
|
| 196 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Arria II GZ"
|
| 197 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Arria V"
|
| 198 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Cyclone IV GX"
|
| 199 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Stratix IV"
|
| 200 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Cyclone IV E"
|
| 201 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Cyclone III LS"
|
| 202 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Cyclone III"
|
| 203 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Stratix III"
|
| 204 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Stratix V"
|
| 205 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Arria V GZ"
|
| 206 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Cyclone V"
|
| 207 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS On -family "Arria II GX"
|
| 208 |
|
|
set_global_assignment -name REPORT_PARAMETER_SETTINGS On
|
| 209 |
|
|
set_global_assignment -name REPORT_SOURCE_ASSIGNMENTS On
|
| 210 |
|
|
set_global_assignment -name REPORT_CONNECTIVITY_CHECKS On
|
| 211 |
|
|
set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS Off
|
| 212 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Arria V"
|
| 213 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "Cyclone IV E"
|
| 214 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Stratix IV"
|
| 215 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "Cyclone III"
|
| 216 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "MAX V"
|
| 217 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Stratix V"
|
| 218 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "MAX II"
|
| 219 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Arria V GZ"
|
| 220 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Arria II GX"
|
| 221 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Arria II GZ"
|
| 222 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "Cyclone IV GX"
|
| 223 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "Cyclone III LS"
|
| 224 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 -family "Stratix III"
|
| 225 |
|
|
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 3 -family "Cyclone V"
|
| 226 |
|
|
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS "Normal compilation"
|
| 227 |
|
|
set_global_assignment -name HDL_MESSAGE_LEVEL Level2
|
| 228 |
|
|
set_global_assignment -name USE_HIGH_SPEED_ADDER Auto
|
| 229 |
|
|
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 5000
|
| 230 |
|
|
set_global_assignment -name NUMBER_OF_SWEPT_NODES_REPORTED 5000
|
| 231 |
|
|
set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED 100
|
| 232 |
|
|
set_global_assignment -name SYNTH_CLOCK_MUX_PROTECTION On
|
| 233 |
|
|
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION Off
|
| 234 |
|
|
set_global_assignment -name BLOCK_DESIGN_NAMING Auto
|
| 235 |
|
|
set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT Off
|
| 236 |
|
|
set_global_assignment -name SYNTHESIS_EFFORT Auto
|
| 237 |
|
|
set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL On
|
| 238 |
|
|
set_global_assignment -name PRE_MAPPING_RESYNTHESIS Off
|
| 239 |
|
|
set_global_assignment -name SYNTH_MESSAGE_LEVEL Medium
|
| 240 |
|
|
set_global_assignment -name DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES Auto
|
| 241 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Arria II GZ"
|
| 242 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Arria V"
|
| 243 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone IV GX"
|
| 244 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix IV"
|
| 245 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone IV E"
|
| 246 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone III LS"
|
| 247 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone III"
|
| 248 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix III"
|
| 249 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix V"
|
| 250 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Arria V GZ"
|
| 251 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone V"
|
| 252 |
|
|
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Arria II GX"
|
| 253 |
|
|
set_global_assignment -name MAX_LABS "-1 (Unlimited)"
|
| 254 |
|
|
set_global_assignment -name RBCGEN_CRITICAL_WARNING_TO_ERROR On
|
| 255 |
|
|
set_global_assignment -name SYNTHESIS_SEED 1
|
| 256 |
|
|
set_global_assignment -name MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMS "-1 (Unlimited)"
|
| 257 |
|
|
set_global_assignment -name AUTO_PARALLEL_SYNTHESIS On
|
| 258 |
|
|
set_global_assignment -name FLEX10K_ENABLE_LOCK_OUTPUT Off
|
| 259 |
|
|
set_global_assignment -name AUTO_MERGE_PLLS On
|
| 260 |
|
|
set_global_assignment -name IGNORE_MODE_FOR_MERGE Off
|
| 261 |
|
|
set_global_assignment -name TXPMA_SLEW_RATE Low
|
| 262 |
|
|
set_global_assignment -name ADCE_ENABLED Auto
|
| 263 |
|
|
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL Normal
|
| 264 |
|
|
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS Off
|
| 265 |
|
|
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 1.0
|
| 266 |
|
|
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 1.0
|
| 267 |
|
|
set_global_assignment -name FIT_ATTEMPTS_TO_SKIP 0.0
|
| 268 |
|
|
set_global_assignment -name ECO_ALLOW_ROUTING_CHANGES Off
|
| 269 |
|
|
set_global_assignment -name DEVICE AUTO
|
| 270 |
|
|
set_global_assignment -name BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE Off
|
| 271 |
|
|
set_global_assignment -name ENABLE_JTAG_BST_SUPPORT Off
|
| 272 |
|
|
set_global_assignment -name MAX7000_ENABLE_JTAG_BST_SUPPORT On
|
| 273 |
|
|
set_global_assignment -name ENABLE_NCEO_OUTPUT Off
|
| 274 |
|
|
set_global_assignment -name RESERVE_NCEO_AFTER_CONFIGURATION "Use as regular IO"
|
| 275 |
|
|
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "Use as programming pin"
|
| 276 |
|
|
set_global_assignment -name STRATIXIII_UPDATE_MODE Standard
|
| 277 |
|
|
set_global_assignment -name STRATIX_UPDATE_MODE Standard
|
| 278 |
|
|
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE Standard
|
| 279 |
|
|
set_global_assignment -name FALLBACK_TO_EXTERNAL_FLASH Off
|
| 280 |
|
|
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
|
| 281 |
|
|
set_global_assignment -name CVP_MODE Off
|
| 282 |
|
|
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "Passive Serial"
|
| 283 |
|
|
set_global_assignment -name STRATIXIII_CONFIGURATION_SCHEME "Passive Serial"
|
| 284 |
|
|
set_global_assignment -name MAX10FPGA_CONFIGURATION_SCHEME "Internal Configuration"
|
| 285 |
|
|
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "Active Serial"
|
| 286 |
|
|
set_global_assignment -name STRATIXII_CONFIGURATION_SCHEME "Passive Serial"
|
| 287 |
|
|
set_global_assignment -name CYCLONEII_CONFIGURATION_SCHEME "Active Serial"
|
| 288 |
|
|
set_global_assignment -name APEX20K_CONFIGURATION_SCHEME "Passive Serial"
|
| 289 |
|
|
set_global_assignment -name STRATIX_CONFIGURATION_SCHEME "Passive Serial"
|
| 290 |
|
|
set_global_assignment -name CYCLONE_CONFIGURATION_SCHEME "Active Serial"
|
| 291 |
|
|
set_global_assignment -name MERCURY_CONFIGURATION_SCHEME "Passive Serial"
|
| 292 |
|
|
set_global_assignment -name FLEX6K_CONFIGURATION_SCHEME "Passive Serial"
|
| 293 |
|
|
set_global_assignment -name FLEX10K_CONFIGURATION_SCHEME "Passive Serial"
|
| 294 |
|
|
set_global_assignment -name APEXII_CONFIGURATION_SCHEME "Passive Serial"
|
| 295 |
|
|
set_global_assignment -name USER_START_UP_CLOCK Off
|
| 296 |
|
|
set_global_assignment -name DEVICE_INITIALIZATION_CLOCK INIT_INTOSC
|
| 297 |
|
|
set_global_assignment -name ENABLE_VREFA_PIN Off
|
| 298 |
|
|
set_global_assignment -name ENABLE_VREFB_PIN Off
|
| 299 |
|
|
set_global_assignment -name ALWAYS_ENABLE_INPUT_BUFFERS Off
|
| 300 |
|
|
set_global_assignment -name ENABLE_ASMI_FOR_FLASH_LOADER Off
|
| 301 |
|
|
set_global_assignment -name ENABLE_DEVICE_WIDE_RESET Off
|
| 302 |
|
|
set_global_assignment -name ENABLE_DEVICE_WIDE_OE Off
|
| 303 |
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "As output driving ground"
|
| 304 |
|
|
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT Off
|
| 305 |
|
|
set_global_assignment -name INIT_DONE_OPEN_DRAIN On
|
| 306 |
|
|
set_global_assignment -name RESERVE_NWS_NRS_NCS_CS_AFTER_CONFIGURATION "Use as regular IO"
|
| 307 |
|
|
set_global_assignment -name RESERVE_RDYNBUSY_AFTER_CONFIGURATION "Use as regular IO"
|
| 308 |
|
|
set_global_assignment -name RESERVE_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION "Use as regular IO"
|
| 309 |
|
|
set_global_assignment -name RESERVE_DATA15_THROUGH_DATA8_AFTER_CONFIGURATION "Use as regular IO"
|
| 310 |
|
|
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION "Use as regular IO"
|
| 311 |
|
|
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "As input tri-stated"
|
| 312 |
|
|
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "As input tri-stated"
|
| 313 |
|
|
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA2_AFTER_CONFIGURATION "Use as regular IO"
|
| 314 |
|
|
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA5_AFTER_CONFIGURATION "Use as regular IO"
|
| 315 |
|
|
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "As input tri-stated"
|
| 316 |
|
|
set_global_assignment -name RESERVE_OTHER_AP_PINS_AFTER_CONFIGURATION "Use as regular IO"
|
| 317 |
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "Use as programming pin"
|
| 318 |
|
|
set_global_assignment -name ENABLE_CONFIGURATION_PINS On
|
| 319 |
|
|
set_global_assignment -name ENABLE_JTAG_PIN_SHARING Off
|
| 320 |
|
|
set_global_assignment -name ENABLE_NCE_PIN On
|
| 321 |
|
|
set_global_assignment -name ENABLE_BOOT_SEL_PIN On
|
| 322 |
|
|
set_global_assignment -name CRC_ERROR_CHECKING Off
|
| 323 |
|
|
set_global_assignment -name INTERNAL_SCRUBBING Off
|
| 324 |
|
|
set_global_assignment -name PR_ERROR_OPEN_DRAIN On
|
| 325 |
|
|
set_global_assignment -name PR_READY_OPEN_DRAIN On
|
| 326 |
|
|
set_global_assignment -name ENABLE_CVP_CONFDONE Off
|
| 327 |
|
|
set_global_assignment -name CVP_CONFDONE_OPEN_DRAIN On
|
| 328 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria II GZ"
|
| 329 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria V"
|
| 330 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone IV GX"
|
| 331 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Stratix IV"
|
| 332 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone IV E"
|
| 333 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone III LS"
|
| 334 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone III"
|
| 335 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Stratix III"
|
| 336 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "MAX V"
|
| 337 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Stratix V"
|
| 338 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "MAX II"
|
| 339 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria V GZ"
|
| 340 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone V"
|
| 341 |
|
|
set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria II GX"
|
| 342 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Arria V"
|
| 343 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Cyclone IV E"
|
| 344 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Stratix IV"
|
| 345 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Cyclone III"
|
| 346 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING Off -family "MAX V"
|
| 347 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Stratix V"
|
| 348 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Arria V GZ"
|
| 349 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING Off -family "MAX II"
|
| 350 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Arria II GX"
|
| 351 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Arria II GZ"
|
| 352 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Cyclone IV GX"
|
| 353 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Cyclone III LS"
|
| 354 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Stratix III"
|
| 355 |
|
|
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING On -family "Cyclone V"
|
| 356 |
|
|
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION On
|
| 357 |
|
|
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS Auto
|
| 358 |
|
|
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES Care
|
| 359 |
|
|
set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING Automatic
|
| 360 |
|
|
set_global_assignment -name PROGRAMMABLE_POWER_MAXIMUM_HIGH_SPEED_FRACTION_OF_USED_LAB_TILES 1.0
|
| 361 |
|
|
set_global_assignment -name GUARANTEE_MIN_DELAY_CORNER_IO_ZERO_HOLD_TIME On
|
| 362 |
|
|
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "Normal compilation"
|
| 363 |
|
|
set_global_assignment -name OPTIMIZE_SSN Off
|
| 364 |
|
|
set_global_assignment -name OPTIMIZE_TIMING "Normal compilation"
|
| 365 |
|
|
set_global_assignment -name ECO_OPTIMIZE_TIMING Off
|
| 366 |
|
|
set_global_assignment -name ECO_REGENERATE_REPORT Off
|
| 367 |
|
|
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING Normal
|
| 368 |
|
|
set_global_assignment -name FIT_ONLY_ONE_ATTEMPT Off
|
| 369 |
|
|
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION Automatically
|
| 370 |
|
|
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION Automatically
|
| 371 |
|
|
set_global_assignment -name SEED 1
|
| 372 |
|
|
set_global_assignment -name SLOW_SLEW_RATE Off
|
| 373 |
|
|
set_global_assignment -name PCI_IO Off
|
| 374 |
|
|
set_global_assignment -name VREF_MODE EXTERNAL
|
| 375 |
|
|
set_global_assignment -name TURBO_BIT On
|
| 376 |
|
|
set_global_assignment -name WEAK_PULL_UP_RESISTOR Off
|
| 377 |
|
|
set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY Off
|
| 378 |
|
|
set_global_assignment -name AUTO_GLOBAL_MEMORY_CONTROLS Off
|
| 379 |
|
|
set_global_assignment -name MIGRATION_CONSTRAIN_CORE_RESOURCES On
|
| 380 |
|
|
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII AUTO
|
| 381 |
|
|
set_global_assignment -name AUTO_PACKED_REGISTERS_MAXII AUTO
|
| 382 |
|
|
set_global_assignment -name AUTO_PACKED_REGISTERS_CYCLONE Auto
|
| 383 |
|
|
set_global_assignment -name AUTO_PACKED_REGISTERS Off
|
| 384 |
|
|
set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIX AUTO
|
| 385 |
|
|
set_global_assignment -name NORMAL_LCELL_INSERT On
|
| 386 |
|
|
set_global_assignment -name CARRY_OUT_PINS_LCELL_INSERT On
|
| 387 |
|
|
set_global_assignment -name AUTO_DELAY_CHAINS On
|
| 388 |
|
|
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS OFF
|
| 389 |
|
|
set_global_assignment -name XSTL_INPUT_ALLOW_SE_BUFFER Off
|
| 390 |
|
|
set_global_assignment -name TREAT_BIDIR_AS_OUTPUT Off
|
| 391 |
|
|
set_global_assignment -name AUTO_TURBO_BIT ON
|
| 392 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA Off
|
| 393 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC Off
|
| 394 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_LOG_FILE Off
|
| 395 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION Off
|
| 396 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA Off
|
| 397 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING Off
|
| 398 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING Off
|
| 399 |
|
|
set_global_assignment -name IO_PLACEMENT_OPTIMIZATION On
|
| 400 |
|
|
set_global_assignment -name ALLOW_LVTTL_LVCMOS_INPUT_LEVELS_TO_OVERDRIVE_INPUT_BUFFER Off
|
| 401 |
|
|
set_global_assignment -name OVERRIDE_DEFAULT_ELECTROMIGRATION_PARAMETERS Off
|
| 402 |
|
|
set_global_assignment -name FITTER_EFFORT "Auto Fit"
|
| 403 |
|
|
set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN 0ns
|
| 404 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT Normal
|
| 405 |
|
|
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION AUTO
|
| 406 |
|
|
set_global_assignment -name ROUTER_REGISTER_DUPLICATION AUTO
|
| 407 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_CLOCK_FANOUT_WITH_ANALOG_RESET Off
|
| 408 |
|
|
set_global_assignment -name AUTO_GLOBAL_CLOCK On
|
| 409 |
|
|
set_global_assignment -name AUTO_GLOBAL_OE On
|
| 410 |
|
|
set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS On
|
| 411 |
|
|
set_global_assignment -name FITTER_EARLY_TIMING_ESTIMATE_MODE Realistic
|
| 412 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_GIGE_UNDER_FULL_DATARATE_RANGE Off
|
| 413 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_RX_CORECLK_FROM_NON_RX_CLKOUT_SOURCE_IN_DOUBLE_DATA_WIDTH_MODE Off
|
| 414 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_GIGE_IN_DOUBLE_DATA_WIDTH_MODE Off
|
| 415 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_PARALLEL_LOOPBACK_IN_DOUBLE_DATA_WIDTH_MODE Off
|
| 416 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_XAUI_IN_SINGLE_DATA_WIDTH_MODE Off
|
| 417 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_CORECLK_SELECTED_AT_RATE_MATCHER Off
|
| 418 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE Off
|
| 419 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_CORECLK_SELECTED_AT_RATE_MATCHER Off
|
| 420 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITHOUT_8B10B Off
|
| 421 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE Off
|
| 422 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_POST8B10B_LOOPBACK Off
|
| 423 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_REVERSE_PARALLEL_LOOPBACK Off
|
| 424 |
|
|
set_global_assignment -name STRATIXGX_ALLOW_USE_OF_GXB_COUPLED_IOS Off
|
| 425 |
|
|
set_global_assignment -name GENERATE_GXB_RECONFIG_MIF Off
|
| 426 |
|
|
set_global_assignment -name GENERATE_GXB_RECONFIG_MIF_WITH_PLL Off
|
| 427 |
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "As input tri-stated with weak pull-up"
|
| 428 |
|
|
set_global_assignment -name ENABLE_HOLD_BACK_OFF On
|
| 429 |
|
|
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL Auto
|
| 430 |
|
|
set_global_assignment -name FORCE_CONFIGURATION_VCCIO Off
|
| 431 |
|
|
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION Off
|
| 432 |
|
|
set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION On
|
| 433 |
|
|
set_global_assignment -name OPTIMIZE_FOR_METASTABILITY On
|
| 434 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN On -family "Arria V"
|
| 435 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN Off -family "Cyclone IV E"
|
| 436 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN Off -family "Cyclone III"
|
| 437 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN On -family "Stratix V"
|
| 438 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN On -family "Arria V GZ"
|
| 439 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN Off -family "Cyclone III LS"
|
| 440 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN Off -family "Stratix III"
|
| 441 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN On -family "Cyclone V"
|
| 442 |
|
|
set_global_assignment -name MAX_GLOBAL_CLOCKS_ALLOWED "-1 (Unlimited)"
|
| 443 |
|
|
set_global_assignment -name MAX_REGIONAL_CLOCKS_ALLOWED "-1 (Unlimited)"
|
| 444 |
|
|
set_global_assignment -name MAX_PERIPHERY_CLOCKS_ALLOWED "-1 (Unlimited)"
|
| 445 |
|
|
set_global_assignment -name MAX_LARGE_PERIPHERY_CLOCKS_ALLOWED "-1 (Unlimited)"
|
| 446 |
|
|
set_global_assignment -name MAX_CLOCKS_ALLOWED "-1 (Unlimited)"
|
| 447 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHz -family "Arria V"
|
| 448 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHz -family "Stratix V"
|
| 449 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_40MHz -family "Cyclone IV GX"
|
| 450 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHz -family "Arria V GZ"
|
| 451 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_40MHz -family "Arria II GX"
|
| 452 |
|
|
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHz -family "Cyclone V"
|
| 453 |
|
|
set_global_assignment -name M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY Off
|
| 454 |
|
|
set_global_assignment -name STRATIXIII_MRAM_COMPATIBILITY On
|
| 455 |
|
|
set_global_assignment -name FORCE_FITTER_TO_AVOID_PERIPHERY_PLACEMENT_WARNINGS Off
|
| 456 |
|
|
set_global_assignment -name AUTO_C3_M9K_BIT_SKIP Off
|
| 457 |
|
|
set_global_assignment -name PR_DONE_OPEN_DRAIN On
|
| 458 |
|
|
set_global_assignment -name NCEO_OPEN_DRAIN On
|
| 459 |
|
|
set_global_assignment -name ENABLE_CRC_ERROR_PIN Off
|
| 460 |
|
|
set_global_assignment -name ENABLE_PR_PINS Off
|
| 461 |
|
|
set_global_assignment -name PR_PINS_OPEN_DRAIN Off
|
| 462 |
|
|
set_global_assignment -name CLAMPING_DIODE Off
|
| 463 |
|
|
set_global_assignment -name TRI_STATE_SPI_PINS Off
|
| 464 |
|
|
set_global_assignment -name UNUSED_TSD_PINS_GND Off
|
| 465 |
|
|
set_global_assignment -name IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE Off
|
| 466 |
|
|
set_global_assignment -name FORM_DDR_CLUSTERING_CLIQUE Off
|
| 467 |
|
|
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT MEDIUM
|
| 468 |
|
|
set_global_assignment -name EDA_SIMULATION_TOOL ""
|
| 469 |
|
|
set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL ""
|
| 470 |
|
|
set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL ""
|
| 471 |
|
|
set_global_assignment -name EDA_BOARD_DESIGN_SYMBOL_TOOL ""
|
| 472 |
|
|
set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL ""
|
| 473 |
|
|
set_global_assignment -name EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL ""
|
| 474 |
|
|
set_global_assignment -name EDA_BOARD_DESIGN_TOOL ""
|
| 475 |
|
|
set_global_assignment -name EDA_FORMAL_VERIFICATION_TOOL ""
|
| 476 |
|
|
set_global_assignment -name EDA_RESYNTHESIS_TOOL ""
|
| 477 |
|
|
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION On
|
| 478 |
|
|
set_global_assignment -name COMPRESSION_MODE Off
|
| 479 |
|
|
set_global_assignment -name CLOCK_SOURCE Internal
|
| 480 |
|
|
set_global_assignment -name CONFIGURATION_CLOCK_FREQUENCY "10 MHz"
|
| 481 |
|
|
set_global_assignment -name CONFIGURATION_CLOCK_DIVISOR 1
|
| 482 |
|
|
set_global_assignment -name ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE On
|
| 483 |
|
|
set_global_assignment -name FLEX6K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE Off
|
| 484 |
|
|
set_global_assignment -name FLEX10K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE On
|
| 485 |
|
|
set_global_assignment -name MAX7000S_JTAG_USER_CODE FFFF
|
| 486 |
|
|
set_global_assignment -name STRATIX_JTAG_USER_CODE FFFFFFFF
|
| 487 |
|
|
set_global_assignment -name APEX20K_JTAG_USER_CODE FFFFFFFF
|
| 488 |
|
|
set_global_assignment -name MERCURY_JTAG_USER_CODE FFFFFFFF
|
| 489 |
|
|
set_global_assignment -name FLEX10K_JTAG_USER_CODE 7F
|
| 490 |
|
|
set_global_assignment -name MAX7000_JTAG_USER_CODE FFFFFFFF
|
| 491 |
|
|
set_global_assignment -name MAX7000_USE_CHECKSUM_AS_USERCODE Off
|
| 492 |
|
|
set_global_assignment -name USE_CHECKSUM_AS_USERCODE On
|
| 493 |
|
|
set_global_assignment -name SECURITY_BIT Off
|
| 494 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone IV E"
|
| 495 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Stratix IV"
|
| 496 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone III"
|
| 497 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "MAX V"
|
| 498 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "MAX II"
|
| 499 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Arria II GX"
|
| 500 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Arria II GZ"
|
| 501 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone IV GX"
|
| 502 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone III LS"
|
| 503 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Stratix III"
|
| 504 |
|
|
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE Auto
|
| 505 |
|
|
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE Auto
|
| 506 |
|
|
set_global_assignment -name APEX20K_CONFIGURATION_DEVICE Auto
|
| 507 |
|
|
set_global_assignment -name MERCURY_CONFIGURATION_DEVICE Auto
|
| 508 |
|
|
set_global_assignment -name FLEX6K_CONFIGURATION_DEVICE Auto
|
| 509 |
|
|
set_global_assignment -name FLEX10K_CONFIGURATION_DEVICE Auto
|
| 510 |
|
|
set_global_assignment -name CYCLONE_CONFIGURATION_DEVICE Auto
|
| 511 |
|
|
set_global_assignment -name STRATIX_CONFIGURATION_DEVICE Auto
|
| 512 |
|
|
set_global_assignment -name APEX20K_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF
|
| 513 |
|
|
set_global_assignment -name STRATIX_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF
|
| 514 |
|
|
set_global_assignment -name MERCURY_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF
|
| 515 |
|
|
set_global_assignment -name FLEX10K_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF
|
| 516 |
|
|
set_global_assignment -name EPROM_USE_CHECKSUM_AS_USERCODE Off
|
| 517 |
|
|
set_global_assignment -name AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE On
|
| 518 |
|
|
set_global_assignment -name DISABLE_NCS_AND_OE_PULLUPS_ON_CONFIG_DEVICE Off
|
| 519 |
|
|
set_global_assignment -name GENERATE_TTF_FILE Off
|
| 520 |
|
|
set_global_assignment -name GENERATE_RBF_FILE Off
|
| 521 |
|
|
set_global_assignment -name GENERATE_HEX_FILE Off
|
| 522 |
|
|
set_global_assignment -name HEXOUT_FILE_START_ADDRESS 0
|
| 523 |
|
|
set_global_assignment -name HEXOUT_FILE_COUNT_DIRECTION Up
|
| 524 |
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "As output driving an unspecified signal"
|
| 525 |
|
|
set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES Off
|
| 526 |
|
|
set_global_assignment -name AUTO_RESTART_CONFIGURATION On
|
| 527 |
|
|
set_global_assignment -name HARDCOPYII_POWER_ON_EXTRA_DELAY Off
|
| 528 |
|
|
set_global_assignment -name STRATIXII_MRAM_COMPATIBILITY Off
|
| 529 |
|
|
set_global_assignment -name CYCLONEII_M4K_COMPATIBILITY On
|
| 530 |
|
|
set_global_assignment -name ENABLE_OCT_DONE Off
|
| 531 |
|
|
set_global_assignment -name USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT OFF
|
| 532 |
|
|
set_global_assignment -name ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE Off
|
| 533 |
|
|
set_global_assignment -name ENABLE_AUTONOMOUS_PCIE_HIP Off
|
| 534 |
|
|
set_global_assignment -name START_TIME 0ns
|
| 535 |
|
|
set_global_assignment -name SIMULATION_MODE TIMING
|
| 536 |
|
|
set_global_assignment -name AUTO_USE_SIMULATION_PDB_NETLIST Off
|
| 537 |
|
|
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS On
|
| 538 |
|
|
set_global_assignment -name SETUP_HOLD_DETECTION Off
|
| 539 |
|
|
set_global_assignment -name SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED Off
|
| 540 |
|
|
set_global_assignment -name CHECK_OUTPUTS Off
|
| 541 |
|
|
set_global_assignment -name SIMULATION_COVERAGE On
|
| 542 |
|
|
set_global_assignment -name SIMULATION_COMPLETE_COVERAGE_REPORT_PANEL On
|
| 543 |
|
|
set_global_assignment -name SIMULATION_MISSING_1_VALUE_COVERAGE_REPORT_PANEL On
|
| 544 |
|
|
set_global_assignment -name SIMULATION_MISSING_0_VALUE_COVERAGE_REPORT_PANEL On
|
| 545 |
|
|
set_global_assignment -name GLITCH_DETECTION Off
|
| 546 |
|
|
set_global_assignment -name GLITCH_INTERVAL 1ns
|
| 547 |
|
|
set_global_assignment -name SIMULATOR_GENERATE_SIGNAL_ACTIVITY_FILE Off
|
| 548 |
|
|
set_global_assignment -name SIMULATION_WITH_GLITCH_FILTERING_WHEN_GENERATING_SAF On
|
| 549 |
|
|
set_global_assignment -name SIMULATION_BUS_CHANNEL_GROUPING Off
|
| 550 |
|
|
set_global_assignment -name SIMULATION_VDB_RESULT_FLUSH On
|
| 551 |
|
|
set_global_assignment -name VECTOR_COMPARE_TRIGGER_MODE INPUT_EDGE
|
| 552 |
|
|
set_global_assignment -name SIMULATION_NETLIST_VIEWER Off
|
| 553 |
|
|
set_global_assignment -name SIMULATION_INTERCONNECT_DELAY_MODEL_TYPE TRANSPORT
|
| 554 |
|
|
set_global_assignment -name SIMULATION_CELL_DELAY_MODEL_TYPE TRANSPORT
|
| 555 |
|
|
set_global_assignment -name SIMULATOR_GENERATE_POWERPLAY_VCD_FILE Off
|
| 556 |
|
|
set_global_assignment -name SIMULATOR_PVT_TIMING_MODEL_TYPE AUTO
|
| 557 |
|
|
set_global_assignment -name SIMULATION_WITH_AUTO_GLITCH_FILTERING AUTO
|
| 558 |
|
|
set_global_assignment -name DRC_TOP_FANOUT 50
|
| 559 |
|
|
set_global_assignment -name DRC_FANOUT_EXCEEDING 30
|
| 560 |
|
|
set_global_assignment -name DRC_GATED_CLOCK_FEED 30
|
| 561 |
|
|
set_global_assignment -name HARDCOPY_FLOW_AUTOMATION MIGRATION_ONLY
|
| 562 |
|
|
set_global_assignment -name ENABLE_DRC_SETTINGS Off
|
| 563 |
|
|
set_global_assignment -name CLK_RULE_CLKNET_CLKSPINES_THRESHOLD 25
|
| 564 |
|
|
set_global_assignment -name DRC_DETAIL_MESSAGE_LIMIT 10
|
| 565 |
|
|
set_global_assignment -name DRC_VIOLATION_MESSAGE_LIMIT 30
|
| 566 |
|
|
set_global_assignment -name DRC_DEADLOCK_STATE_LIMIT 2
|
| 567 |
|
|
set_global_assignment -name MERGE_HEX_FILE Off
|
| 568 |
|
|
set_global_assignment -name GENERATE_SVF_FILE Off
|
| 569 |
|
|
set_global_assignment -name GENERATE_ISC_FILE Off
|
| 570 |
|
|
set_global_assignment -name GENERATE_JAM_FILE Off
|
| 571 |
|
|
set_global_assignment -name GENERATE_JBC_FILE Off
|
| 572 |
|
|
set_global_assignment -name GENERATE_JBC_FILE_COMPRESSED On
|
| 573 |
|
|
set_global_assignment -name GENERATE_CONFIG_SVF_FILE Off
|
| 574 |
|
|
set_global_assignment -name GENERATE_CONFIG_ISC_FILE Off
|
| 575 |
|
|
set_global_assignment -name GENERATE_CONFIG_JAM_FILE Off
|
| 576 |
|
|
set_global_assignment -name GENERATE_CONFIG_JBC_FILE Off
|
| 577 |
|
|
set_global_assignment -name GENERATE_CONFIG_JBC_FILE_COMPRESSED On
|
| 578 |
|
|
set_global_assignment -name GENERATE_CONFIG_HEXOUT_FILE Off
|
| 579 |
|
|
set_global_assignment -name ISP_CLAMP_STATE_DEFAULT "Tri-state"
|
| 580 |
|
|
set_global_assignment -name SIGNALPROBE_ALLOW_OVERUSE Off
|
| 581 |
|
|
set_global_assignment -name SIGNALPROBE_DURING_NORMAL_COMPILATION Off
|
| 582 |
|
|
set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE 12.5%
|
| 583 |
|
|
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE 12.5%
|
| 584 |
|
|
set_global_assignment -name POWER_USE_PVA On
|
| 585 |
|
|
set_global_assignment -name POWER_USE_INPUT_FILE "No File"
|
| 586 |
|
|
set_global_assignment -name POWER_USE_INPUT_FILES Off
|
| 587 |
|
|
set_global_assignment -name POWER_VCD_FILTER_GLITCHES On
|
| 588 |
|
|
set_global_assignment -name POWER_REPORT_SIGNAL_ACTIVITY Off
|
| 589 |
|
|
set_global_assignment -name POWER_REPORT_POWER_DISSIPATION Off
|
| 590 |
|
|
set_global_assignment -name POWER_USE_DEVICE_CHARACTERISTICS TYPICAL
|
| 591 |
|
|
set_global_assignment -name POWER_AUTO_COMPUTE_TJ On
|
| 592 |
|
|
set_global_assignment -name POWER_TJ_VALUE 25
|
| 593 |
|
|
set_global_assignment -name POWER_USE_TA_VALUE 25
|
| 594 |
|
|
set_global_assignment -name POWER_USE_CUSTOM_COOLING_SOLUTION Off
|
| 595 |
|
|
set_global_assignment -name POWER_BOARD_TEMPERATURE 25
|
| 596 |
|
|
set_global_assignment -name POWER_HPS_ENABLE Off
|
| 597 |
|
|
set_global_assignment -name POWER_HPS_PROC_FREQ 0.0
|
| 598 |
|
|
set_global_assignment -name IGNORE_PARTITIONS Off
|
| 599 |
|
|
set_global_assignment -name AUTO_EXPORT_INCREMENTAL_COMPILATION Off
|
| 600 |
|
|
set_global_assignment -name RAPID_RECOMPILE_ASSIGNMENT_CHECKING On
|
| 601 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT "Near End"
|
| 602 |
|
|
set_global_assignment -name RTLV_REMOVE_FANOUT_FREE_REGISTERS On
|
| 603 |
|
|
set_global_assignment -name RTLV_SIMPLIFIED_LOGIC On
|
| 604 |
|
|
set_global_assignment -name RTLV_GROUP_RELATED_NODES On
|
| 605 |
|
|
set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD Off
|
| 606 |
|
|
set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD_TMV Off
|
| 607 |
|
|
set_global_assignment -name RTLV_GROUP_RELATED_NODES_TMV On
|
| 608 |
|
|
set_global_assignment -name EQC_CONSTANT_DFF_DETECTION On
|
| 609 |
|
|
set_global_assignment -name EQC_DUPLICATE_DFF_DETECTION On
|
| 610 |
|
|
set_global_assignment -name EQC_BBOX_MERGE On
|
| 611 |
|
|
set_global_assignment -name EQC_LVDS_MERGE On
|
| 612 |
|
|
set_global_assignment -name EQC_RAM_UNMERGING On
|
| 613 |
|
|
set_global_assignment -name EQC_DFF_SS_EMULATION On
|
| 614 |
|
|
set_global_assignment -name EQC_RAM_REGISTER_UNPACK On
|
| 615 |
|
|
set_global_assignment -name EQC_MAC_REGISTER_UNPACK On
|
| 616 |
|
|
set_global_assignment -name EQC_SET_PARTITION_BB_TO_VCC_GND On
|
| 617 |
|
|
set_global_assignment -name EQC_STRUCTURE_MATCHING On
|
| 618 |
|
|
set_global_assignment -name EQC_AUTO_BREAK_CONE On
|
| 619 |
|
|
set_global_assignment -name EQC_POWER_UP_COMPARE Off
|
| 620 |
|
|
set_global_assignment -name EQC_AUTO_COMP_LOOP_CUT On
|
| 621 |
|
|
set_global_assignment -name EQC_AUTO_INVERSION On
|
| 622 |
|
|
set_global_assignment -name EQC_AUTO_TERMINATE On
|
| 623 |
|
|
set_global_assignment -name EQC_SUB_CONE_REPORT Off
|
| 624 |
|
|
set_global_assignment -name EQC_RENAMING_RULES On
|
| 625 |
|
|
set_global_assignment -name EQC_PARAMETER_CHECK On
|
| 626 |
|
|
set_global_assignment -name EQC_AUTO_PORTSWAP On
|
| 627 |
|
|
set_global_assignment -name EQC_DETECT_DONT_CARES On
|
| 628 |
|
|
set_global_assignment -name EQC_SHOW_ALL_MAPPED_POINTS Off
|
| 629 |
|
|
set_global_assignment -name EDA_INPUT_GND_NAME GND -section_id ?
|
| 630 |
|
|
set_global_assignment -name EDA_INPUT_VCC_NAME VCC -section_id ?
|
| 631 |
|
|
set_global_assignment -name EDA_INPUT_DATA_FORMAT NONE -section_id ?
|
| 632 |
|
|
set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES Off -section_id ?
|
| 633 |
|
|
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY Off -section_id ?
|
| 634 |
|
|
set_global_assignment -name RESYNTHESIS_RETIMING FULL -section_id ?
|
| 635 |
|
|
set_global_assignment -name RESYNTHESIS_OPTIMIZATION_EFFORT Normal -section_id ?
|
| 636 |
|
|
set_global_assignment -name RESYNTHESIS_PHYSICAL_SYNTHESIS Normal -section_id ?
|
| 637 |
|
|
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS On -section_id ?
|
| 638 |
|
|
set_global_assignment -name VCCPD_VOLTAGE 3.3V -section_id ?
|
| 639 |
|
|
set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY "" -section_id ?
|
| 640 |
|
|
set_global_assignment -name EDA_LAUNCH_CMD_LINE_TOOL Off -section_id ?
|
| 641 |
|
|
set_global_assignment -name EDA_ENABLE_IPUTF_MODE On -section_id ?
|
| 642 |
|
|
set_global_assignment -name EDA_NATIVELINK_PORTABLE_FILE_PATHS Off -section_id ?
|
| 643 |
|
|
set_global_assignment -name EDA_NATIVELINK_GENERATE_SCRIPT_ONLY Off -section_id ?
|
| 644 |
|
|
set_global_assignment -name EDA_WAIT_FOR_GUI_TOOL_COMPLETION Off -section_id ?
|
| 645 |
|
|
set_global_assignment -name EDA_TRUNCATE_LONG_HIERARCHY_PATHS Off -section_id ?
|
| 646 |
|
|
set_global_assignment -name EDA_FLATTEN_BUSES Off -section_id ?
|
| 647 |
|
|
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS Off -section_id ?
|
| 648 |
|
|
set_global_assignment -name EDA_GENERATE_TIMING_CLOSURE_DATA Off -section_id ?
|
| 649 |
|
|
set_global_assignment -name EDA_GENERATE_POWER_INPUT_FILE Off -section_id ?
|
| 650 |
|
|
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS NOT_USED -section_id ?
|
| 651 |
|
|
set_global_assignment -name EDA_RTL_SIM_MODE NOT_USED -section_id ?
|
| 652 |
|
|
set_global_assignment -name EDA_MAINTAIN_DESIGN_HIERARCHY OFF -section_id ?
|
| 653 |
|
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST Off -section_id ?
|
| 654 |
|
|
set_global_assignment -name EDA_WRITE_DEVICE_CONTROL_PORTS Off -section_id ?
|
| 655 |
|
|
set_global_assignment -name EDA_SIMULATION_VCD_OUTPUT_TCL_FILE Off -section_id ?
|
| 656 |
|
|
set_global_assignment -name EDA_SIMULATION_VCD_OUTPUT_SIGNALS_TO_TCL_FILE "All Except Combinational Logic Element Outputs" -section_id ?
|
| 657 |
|
|
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING Off -section_id ?
|
| 658 |
|
|
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION OFF -section_id ?
|
| 659 |
|
|
set_global_assignment -name EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED Off -section_id ?
|
| 660 |
|
|
set_global_assignment -name EDA_WRITER_DONT_WRITE_TOP_ENTITY Off -section_id ?
|
| 661 |
|
|
set_global_assignment -name EDA_VHDL_ARCH_NAME structure -section_id ?
|
| 662 |
|
|
set_global_assignment -name EDA_IBIS_MODEL_SELECTOR Off -section_id ?
|
| 663 |
|
|
set_global_assignment -name EDA_IBIS_MUTUAL_COUPLING Off -section_id ?
|
| 664 |
|
|
set_global_assignment -name EDA_FORMAL_VERIFICATION_ALLOW_RETIMING Off -section_id ?
|
| 665 |
|
|
set_global_assignment -name EDA_BOARD_BOUNDARY_SCAN_OPERATION PRE_CONFIG -section_id ?
|
| 666 |
|
|
set_global_assignment -name EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT Off -section_id ?
|
| 667 |
|
|
set_global_assignment -name EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT Off -section_id ?
|
| 668 |
|
|
set_global_assignment -name EDA_IBIS_SPECIFICATION_VERSION 4p1 -section_id ?
|
| 669 |
|
|
set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_OFFSET 0ns -section_id ?
|
| 670 |
|
|
set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_DUTY_CYCLE 50 -section_id ?
|
| 671 |
|
|
set_global_assignment -name APEX20K_CLIQUE_TYPE LAB -section_id ? -entity ?
|
| 672 |
|
|
set_global_assignment -name MAX7K_CLIQUE_TYPE LAB -section_id ? -entity ?
|
| 673 |
|
|
set_global_assignment -name MERCURY_CLIQUE_TYPE LAB -section_id ? -entity ?
|
| 674 |
|
|
set_global_assignment -name FLEX6K_CLIQUE_TYPE LAB -section_id ? -entity ?
|
| 675 |
|
|
set_global_assignment -name FLEX10K_CLIQUE_TYPE LAB -section_id ? -entity ?
|
| 676 |
|
|
set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES On -section_id ? -entity ?
|
| 677 |
|
|
set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES Off -section_id ? -entity ?
|
| 678 |
|
|
set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST Off -section_id ? -entity ?
|
| 679 |
|
|
set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS On -section_id ? -entity ?
|
| 680 |
|
|
set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id ? -entity ?
|
| 681 |
|
|
set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -section_id ? -entity ?
|
| 682 |
|
|
set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS On -section_id ? -entity ?
|
| 683 |
|
|
set_global_assignment -name ALLOW_MULTIPLE_PERSONAS Off -section_id ? -entity ?
|
| 684 |
|
|
set_global_assignment -name PARTITION_ASD_REGION_ID 1 -section_id ? -entity ?
|
| 685 |
|
|
set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS Off -section_id ? -entity ?
|
| 686 |
|
|
set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS On -section_id ? -entity ?
|
| 687 |
|
|
set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS On -section_id ? -entity ?
|
| 688 |
|
|
set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS On -section_id ? -entity ?
|
| 689 |
|
|
set_global_assignment -name MERGE_EQUIVALENT_INPUTS On -section_id ? -entity ?
|
| 690 |
|
|
set_global_assignment -name MERGE_EQUIVALENT_BIDIRS On -section_id ? -entity ?
|
| 691 |
|
|
set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS On -section_id ? -entity ?
|
| 692 |
|
|
set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION Off -section_id ? -entity ?
|
