OpenCores
URL https://opencores.org/ocsvn/aoocs/aoocs/trunk
aoOCS: Member List

bus_syscon Member List

This is the complete list of members for bus_syscon, including all inherited members.
CLK_Ibus_syscon [Input]
reset_nbus_syscon [Input]
halt_switchbus_syscon [Input]
masterP_cyc_obus_syscon [Input]
masterP_stb_obus_syscon [Input]
masterP_we_obus_syscon [Input]
masterP_adr_obus_syscon [Input]
masterP_sel_obus_syscon [Input]
masterP_dat_obus_syscon [Input]
masterP_ack_ibus_syscon [Output]
masterP_rty_ibus_syscon [Output]
masterP_err_ibus_syscon [Output]
masterR1_cyc_obus_syscon [Input]
masterR1_stb_obus_syscon [Input]
masterR1_we_obus_syscon [Input]
masterR1_adr_obus_syscon [Input]
masterR1_sel_obus_syscon [Input]
masterR1_dat_obus_syscon [Input]
masterR1_ack_ibus_syscon [Output]
masterR1_rty_ibus_syscon [Output]
masterR1_err_ibus_syscon [Output]
masterR2_cyc_obus_syscon [Input]
masterR2_stb_obus_syscon [Input]
masterR2_we_obus_syscon [Input]
masterR2_adr_obus_syscon [Input]
masterR2_sel_obus_syscon [Input]
masterR2_dat_obus_syscon [Input]
masterR2_ack_ibus_syscon [Output]
masterR2_rty_ibus_syscon [Output]
masterR2_err_ibus_syscon [Output]
masterR3_cyc_obus_syscon [Input]
masterR3_stb_obus_syscon [Input]
masterR3_we_obus_syscon [Input]
masterR3_adr_obus_syscon [Input]
masterR3_sel_obus_syscon [Input]
masterR3_dat_obus_syscon [Input]
masterR3_ack_ibus_syscon [Output]
masterR3_rty_ibus_syscon [Output]
masterR3_err_ibus_syscon [Output]
masterR4_cyc_obus_syscon [Input]
masterR4_stb_obus_syscon [Input]
masterR4_we_obus_syscon [Input]
masterR4_adr_obus_syscon [Input]
masterR4_sel_obus_syscon [Input]
masterR4_dat_obus_syscon [Input]
masterR4_ack_ibus_syscon [Output]
masterR4_rty_ibus_syscon [Output]
masterR4_err_ibus_syscon [Output]
masterR5_cyc_obus_syscon [Input]
masterR5_stb_obus_syscon [Input]
masterR5_we_obus_syscon [Input]
masterR5_adr_obus_syscon [Input]
masterR5_sel_obus_syscon [Input]
masterR5_dat_obus_syscon [Input]
masterR5_ack_ibus_syscon [Output]
masterR5_rty_ibus_syscon [Output]
masterR5_err_ibus_syscon [Output]
masterR6_cyc_obus_syscon [Input]
masterR6_stb_obus_syscon [Input]
masterR6_we_obus_syscon [Input]
masterR6_adr_obus_syscon [Input]
masterR6_sel_obus_syscon [Input]
masterR6_dat_obus_syscon [Input]
masterR6_ack_ibus_syscon [Output]
masterR6_rty_ibus_syscon [Output]
masterR6_err_ibus_syscon [Output]
masterR7_cyc_obus_syscon [Input]
masterR7_stb_obus_syscon [Input]
masterR7_we_obus_syscon [Input]
masterR7_adr_obus_syscon [Input]
masterR7_sel_obus_syscon [Input]
masterR7_dat_obus_syscon [Input]
masterR7_ack_ibus_syscon [Output]
masterR7_rty_ibus_syscon [Output]
masterR7_err_ibus_syscon [Output]
master_adr_obus_syscon [Output]
master_we_obus_syscon [Output]
master_sel_obus_syscon [Output]
master_dat_obus_syscon [Output]
slave_dat_obus_syscon [Output]
master_adr_early_obus_syscon [Output]
master_adr_and_maskbus_syscon [Input]
master_adr_or_maskbus_syscon [Input]
slave0_cyc_ibus_syscon [Output]
slave0_stb_ibus_syscon [Output]
slave0_ack_obus_syscon [Input]
slave0_rty_obus_syscon [Input]
slave0_err_obus_syscon [Input]
slave0_dat_obus_syscon [Input]
slave1_selectedbus_syscon [Input]
slave1_cyc_ibus_syscon [Output]
slave1_stb_ibus_syscon [Output]
slave1_ack_obus_syscon [Input]
slave1_rty_obus_syscon [Input]
slave1_err_obus_syscon [Input]
slave1_dat_obus_syscon [Input]
slave2_selectedbus_syscon [Input]
slave2_cyc_ibus_syscon [Output]
slave2_stb_ibus_syscon [Output]
slave2_ack_obus_syscon [Input]
slave2_rty_obus_syscon [Input]
slave2_err_obus_syscon [Input]
slave2_dat_obus_syscon [Input]
slave3_selectedbus_syscon [Input]
slave3_cyc_ibus_syscon [Output]
slave3_stb_ibus_syscon [Output]
slave3_ack_obus_syscon [Input]
slave3_rty_obus_syscon [Input]
slave3_err_obus_syscon [Input]
slave3_dat_obus_syscon [Input]
slave4_selectedbus_syscon [Input]
slave4_cyc_ibus_syscon [Output]
slave4_stb_ibus_syscon [Output]
slave4_ack_obus_syscon [Input]
slave4_rty_obus_syscon [Input]
slave4_err_obus_syscon [Input]
slave4_dat_obus_syscon [Input]
slave5_selectedbus_syscon [Input]
slave5_cyc_ibus_syscon [Output]
slave5_stb_ibus_syscon [Output]
slave5_ack_obus_syscon [Input]
slave5_rty_obus_syscon [Input]
slave5_err_obus_syscon [Input]
slave5_dat_obus_syscon [Input]
slave6_selectedbus_syscon [Input]
slave6_cyc_ibus_syscon [Output]
slave6_stb_ibus_syscon [Output]
slave6_ack_obus_syscon [Input]
slave6_rty_obus_syscon [Input]
slave6_err_obus_syscon [Input]
slave6_dat_obus_syscon [Input]
slave7_selectedbus_syscon [Input]
slave7_cyc_ibus_syscon [Output]
slave7_stb_ibus_syscon [Output]
slave7_ack_obus_syscon [Input]
slave7_rty_obus_syscon [Input]
slave7_err_obus_syscon [Input]
slave7_dat_obus_syscon [Input]
slave8_selectedbus_syscon [Input]
slave8_cyc_ibus_syscon [Output]
slave8_stb_ibus_syscon [Output]
slave8_ack_obus_syscon [Input]
slave8_rty_obus_syscon [Input]
slave8_err_obus_syscon [Input]
slave8_dat_obus_syscon [Input]
slave9_selectedbus_syscon [Input]
slave9_cyc_ibus_syscon [Output]
slave9_stb_ibus_syscon [Output]
slave9_ack_obus_syscon [Input]
slave9_rty_obus_syscon [Input]
slave9_err_obus_syscon [Input]
slave9_dat_obus_syscon [Input]
slave10_selectedbus_syscon [Input]
slave10_cyc_ibus_syscon [Output]
slave10_stb_ibus_syscon [Output]
slave10_ack_obus_syscon [Input]
slave10_rty_obus_syscon [Input]
slave10_err_obus_syscon [Input]
slave10_dat_obus_syscon [Input]
slave11_selectedbus_syscon [Input]
slave11_cyc_ibus_syscon [Output]
slave11_stb_ibus_syscon [Output]
slave11_ack_obus_syscon [Input]
slave11_rty_obus_syscon [Input]
slave11_err_obus_syscon [Input]
slave11_dat_obus_syscon [Input]
slave12_selectedbus_syscon [Input]
slave12_cyc_ibus_syscon [Output]
slave12_stb_ibus_syscon [Output]
slave12_ack_obus_syscon [Input]
slave12_rty_obus_syscon [Input]
slave12_err_obus_syscon [Input]
slave12_dat_obus_syscon [Input]
slave13_selectedbus_syscon [Input]
slave13_cyc_ibus_syscon [Output]
slave13_stb_ibus_syscon [Output]
slave13_ack_obus_syscon [Input]
slave13_rty_obus_syscon [Input]
slave13_err_obus_syscon [Input]
slave13_dat_obus_syscon [Input]
slave14_selectedbus_syscon [Input]
slave14_cyc_ibus_syscon [Output]
slave14_stb_ibus_syscon [Output]
slave14_ack_obus_syscon [Input]
slave14_rty_obus_syscon [Input]
slave14_err_obus_syscon [Input]
slave14_dat_obus_syscon [Input]
slave15_selectedbus_syscon [Input]
slave15_cyc_ibus_syscon [Output]
slave15_stb_ibus_syscon [Output]
slave15_ack_obus_syscon [Input]
slave15_rty_obus_syscon [Input]
slave15_err_obus_syscon [Input]
slave15_dat_obus_syscon [Input]
debug_sysconbus_syscon [Output]
master_cyc_stb_obus_syscon [Signal]
slave0_selectedbus_syscon [Signal]
master_ack_ibus_syscon [Signal]
master_rty_ibus_syscon [Signal]
master_err_ibus_syscon [Signal]
last_masterbus_syscon [Signal]
last_master_regbus_syscon [Signal]
ALWAYS_33CLK_I, reset_nbus_syscon [Always Construct]

Subversion Repositories aoocs

[/] [aoocs/] [trunk/] [doc/] [doxygen/] [html/] [classbus__syscon-members.html] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.