OpenCores
URL https://opencores.org/ocsvn/audio/audio/trunk

Subversion Repositories audio

[/] [audio/] [trunk/] [HD_ADPCM/] [HD_ADPCM_1Bit_Stereo_Decoder/] [db/] [lpm_divide_aem.tdf] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 ashematian
--lpm_divide DEVICE_FAMILY="Cyclone II" LPM_DREPRESENTATION="UNSIGNED" LPM_NREPRESENTATION="UNSIGNED" LPM_WIDTHD=7 LPM_WIDTHN=20 OPTIMIZE_FOR_SPEED=1 denom numer quotient CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 IGNORE_CARRY_BUFFERS="OFF"
2
--VERSION_BEGIN 9.0 cbx_cycloneii 2008:05:19:10:57:37:SJ cbx_lpm_abs 2008:05:19:10:51:43:SJ cbx_lpm_add_sub 2008:12:09:22:11:50:SJ cbx_lpm_divide 2008:05:21:18:11:28:SJ cbx_mgl 2009:01:29:16:12:07:SJ cbx_stratix 2008:09:18:16:08:35:SJ cbx_stratixii 2008:11:14:16:08:42:SJ cbx_util_mgl 2008:11:21:14:58:47:SJ  VERSION_END
3
 
4
 
5
-- Copyright (C) 1991-2009 Altera Corporation
6
--  Your use of Altera Corporation's design tools, logic functions
7
--  and other software and tools, and its AMPP partner logic
8
--  functions, and any output files from any of the foregoing
9
--  (including device programming or simulation files), and any
10
--  associated documentation or information are expressly subject
11
--  to the terms and conditions of the Altera Program License
12
--  Subscription Agreement, Altera MegaCore Function License
13
--  Agreement, or other applicable license agreement, including,
14
--  without limitation, that your use is for the sole purpose of
15
--  programming logic devices manufactured by Altera and sold by
16
--  Altera or its authorized distributors.  Please refer to the
17
--  applicable agreement for further details.
18
 
19
 
20
FUNCTION sign_div_unsign_klh (denominator[6..0], numerator[19..0])
21
RETURNS ( quotient[19..0], remainder[6..0]);
22
 
23
--synthesis_resources = lut 147
24
SUBDESIGN lpm_divide_aem
25
(
26
        denom[6..0]     :       input;
27
        numer[19..0]    :       input;
28
        quotient[19..0] :       output;
29
        remain[6..0]    :       output;
30
)
31
VARIABLE
32
        divider : sign_div_unsign_klh;
33
        numer_tmp[19..0]        : WIRE;
34
 
35
BEGIN
36
        divider.denominator[] = denom[];
37
        divider.numerator[] = numer_tmp[];
38
        numer_tmp[] = numer[];
39
        quotient[] = divider.quotient[];
40
        remain[] = divider.remainder[];
41
END;
42
--VALID FILE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.