1 |
6 |
root |
<!--# set var="title" value="Bluetooth Baseband specifications and architecture" -->
|
2 |
|
|
<!--# include virtual="/ssi/ssi_start.shtml" -->
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
<b><font size=+2 face="Helvetica, Arial" color=#bf0000>Project Name: Bluetooth baseband controller</font></b>
|
6 |
|
|
<p>
|
7 |
|
|
<font size=+1><b>Preliminary architecture</b></font>
|
8 |
|
|
|
9 |
|
|
<p>
|
10 |
|
|
|
11 |
|
|
|
12 |
|
|
|
13 |
|
|
|
14 |
|
|
<b>Interfaces:</b>
|
15 |
|
|
<ul>
|
16 |
|
|
<li><b>RF interface</b> Several interfaces have been checked such as JTAG and SPI but we are going to implement our standard interface and bild bridges around it for other interfaces</li>
|
17 |
|
|
<li><b>CPU interface</b> Wishbone SOC bus is going to be used to access the core. Two DMA channels (RX/TX) can be added </li>
|
18 |
|
|
<li><b>HCI</b> OpenCores USB and UART can be used. Messeges and control between host and Baseband are TBD</li>
|
19 |
|
|
<li><b>Voice interface</b> Standard PCM interface will be usedand internal codec will be implemented</li>
|
20 |
|
|
<li><b>Clocks</b> 1MHz, 13-20MHz (System clock)and 32KHz (low power mode)</li>
|
21 |
|
|
</ul>
|
22 |
|
|
|
23 |
|
|
|
24 |
|
|
<b>RF generic interface:</b>
|
25 |
|
|
<ul>
|
26 |
|
|
<li>This interface should be generic and simple so that it can be bridged to any other RF interfaces</li>
|
27 |
|
|
<li>The RF bridge will be responsible for mapping these signals into RF chip registers and signals according to specific RF chips interfaces</li>
|
28 |
|
|
|
29 |
|
|
<li><b>Clocks</b></li>
|
30 |
|
|
<ul>
|
31 |
|
|
<li>SysClk : Out : System clock</li>
|
32 |
|
|
<li>Clock frequency is TBD but a recommendation is to be
|
33 |
|
|
15-20MHz to accomodate any possible delay may be causes by
|
34 |
|
|
bridge state machines</li>
|
35 |
|
|
<li>Any extra clocks needed by RF should be handled by the
|
36 |
|
|
RF bridge</li>
|
37 |
|
|
</ul>
|
38 |
|
|
|
39 |
|
|
|
40 |
|
|
<li><b>Register group</b></li>
|
41 |
|
|
<ul>
|
42 |
|
|
<li>Dout(8) : Out: 8 bit bus to write to RF register</li>
|
43 |
|
|
<li>Din(8) : In : 8 bit bus to read from RF register</li>
|
44 |
|
|
<li>Wr : Out: write signal</li>
|
45 |
|
|
<li>Re : Out: read signal</li>
|
46 |
|
|
<li>ReAck : In : Read acknowledge</li>
|
47 |
|
|
<li>WrAck : Out: Write acknowledge</li>
|
48 |
|
|
|
49 |
|
|
<li>(we need different buses for read and write because
|
50 |
|
|
JTAG interace can read and write at the same time)</li>
|
51 |
|
|
</ul>
|
52 |
|
|
|
53 |
|
|
<li><b>Data transfer</b></li>
|
54 |
|
|
<ul>
|
55 |
|
|
<li>TxEn : Out : Tx Enable</li>
|
56 |
|
|
<li>TxRdy : in : Tx Ready (RF got the data bit from
|
57 |
|
|
TxData)</li>
|
58 |
|
|
<li>Txdata: Out : Tx Data Bit</li>
|
59 |
|
|
<li>RxEn : Out : Rx Enable</li>
|
60 |
|
|
<li>RxRdy : in : Rx Ready (RF set the data bit to
|
61 |
|
|
RxData)</li>
|
62 |
|
|
<li>Rxdata: Out : Rx Data Bit</li>
|
63 |
|
|
</ul>
|
64 |
|
|
|
65 |
|
|
<li><b>Hop selection</b></li>
|
66 |
|
|
<ul>
|
67 |
|
|
<li>Hop(7) : Out : 7 bit hop bus</li>
|
68 |
|
|
<li>SetHop : Out : Load hop value to RF </li>
|
69 |
|
|
</ul>
|
70 |
|
|
|
71 |
|
|
</ul>
|
72 |
|
|
|
73 |
|
|
<b>Buffers:</b>
|
74 |
|
|
<ul>
|
75 |
|
|
<li>Tx and Rx buffers of the maximum packet sizes must be used at the RF side</li>
|
76 |
|
|
<li>Tx Buffer will be flushed only when the transmitted packet has acknoledged.</li>
|
77 |
|
|
<li>The buffers should be connected to the read/write and link state machines </li>
|
78 |
|
|
</ul>
|
79 |
|
|
|
80 |
|
|
|
81 |
|
|
|
82 |
|
|
<!--# include virtual="/ssi/ssi_end.shtml" -->
|