URL https://opencores.org/ocsvn/cde/cde/trunk

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [sram/] [componentCfg.xml] - Blame information for rev 2

Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
 
opencores.org
cde
sram
 
 
3
_
_
_
VARIANT
 
 
 

 
/ip/sram/doc
 
 
 

 
  
   def
   Synchronous one-port ram
  
 
  
   dp
   Synchronous two-port ram with seperate read/write ports
  
 
  
   be
   Synchronous one-port ram with byte enable
  
 
 
 

 
 

 
  
   ADDR
   Number of address bits
  
 
  
   WIDTH
   Number of data bits
  
 
  
   WORDS
   Number of memory words. Must be fully addressable by ADDR address bits
  
 
  
   WRITETHRU
   If a read and write occur to the same address on the same cycle then 0 reads old data while 1 reads new
  
 
  
   DEFAULT
   Output read value if cs and rd are not both active 
  
 
  
   INIT_FILE
   Filename of memory image loaded at startup
  
 
  
   INSTANCE_NAME
   Instance name of sram. Only needed for asic tool flows
  
 
 
 

 
 
 

 
  
   addr
   Memory address bits
  
 
  
   raddr
   Memory read address bits
  
 
  
   waddr
   Memory write address bits
  
 
  
   clk
   Active high clock
  
 
  
   cs
   Active high chip select
  
 
  
   rd
   Active high read enable
  
 
  
   wr
   Active high write enable
  
 
 
  
   be
   Active high byte enable
  
 
  
   rdata
   read data out
  
 
  
   wdata
   write data in
  
 
 

 
 
 
 
 
 
 
 

 
 
 
 
 

 

Line No.	Rev	Author	Line
1	2	jt_eaton
2
5
6			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
7			`xmlns:socgen="http://opencores.org"`
8			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">`
9
10			`opencores.org`
11			`cde`
12			`sram`
13
14
15			`3`
16			`_`
17			`_`
18			`_`
19			`VARIANT`
20
21
22
23
24
25			`/ip/sram/doc`
26
27
28
29
30
31
32			`def`
33			`Synchronous one-port ram`
34
35
36
37			`dp`
38			`Synchronous two-port ram with seperate read/write ports`
39
40
41
42			`be`
43			`Synchronous one-port ram with byte enable`
44
45
46
47
48
49
50
51
52
53
54			`ADDR`
55			`Number of address bits`
56
57
58
59			`WIDTH`
60			`Number of data bits`
61
62
63
64			`WORDS`
65			`Number of memory words. Must be fully addressable by ADDR address bits`
66
67
68
69			`WRITETHRU`
70			`If a read and write occur to the same address on the same cycle then 0 reads old data while 1 reads new`
71
72
73
74			`DEFAULT`
75			`Output read value if cs and rd are not both active`
76
77
78
79			`INIT_FILE`
80			`Filename of memory image loaded at startup`
81
82
83
84			`INSTANCE_NAME`
85			`Instance name of sram. Only needed for asic tool flows`
86
87
88
89
90
91
92
93
94
95
96
97			`addr`
98			`Memory address bits`
99
100
101
102			`raddr`
103			`Memory read address bits`
104
105
106
107			`waddr`
108			`Memory write address bits`
109
110
111
112			`clk`
113			`Active high clock`
114
115
116
117			`cs`
118			`Active high chip select`
119
120
121
122			`rd`
123			`Active high read enable`
124
125
126
127			`wr`
128			`Active high write enable`
129
130
131
132
133			`be`
134			`Active high byte enable`
135
136
137
138			`rdata`
139			`read data out`
140
141
142
143			`wdata`
144			`write data in`
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164

Browse

Tools

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [sram/] [componentCfg.xml] - Blame information for rev 2