OpenCores
URL https://opencores.org/ocsvn/cde/cde/trunk

Subversion Repositories cde

[/] [cde/] [trunk/] [ip/] [sram/] [doc/] [sch/] [sram_timing.sch] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jt_eaton 
v 20121203 2
2 
B 2800 600 4300 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
3 
T 3000 2700 9 10 1 0 0 0 1
4 
addr
5 
T 3100 3000 9 10 1 0 0 0 1
6 
clk
7 
T 3200 2400 9 10 1 0 0 0 1
8 
cs
9 
T 3200 2100 9 10 1 0 0 0 1
10 
wr
11 
T 3200 1800 9 10 1 0 0 0 1
12 
rd
13 
T 3200 1500 9 10 1 0 0 0 1
14 
be
15 
T 3000 1200 9 10 1 0 0 0 1
16 
wdata
17 
T 3100 900 9 10 1 0 0 0 1
18 
rdata
19 
L 3600 3000 3700 3000 3 0 1 0 -1 -1
20 
L 3700 3000 3800 3200 3 0 1 0 -1 -1
21 
L 3800 3200 4100 3200 3 0 1 0 -1 -1
22 
L 4100 3200 4200 3000 3 0 1 0 -1 -1
23 
L 4200 3000 4500 3000 3 0 1 0 -1 -1
24 
L 4500 3000 4600 3200 3 0 1 0 -1 -1
25 
L 4600 3200 4900 3200 3 0 1 0 -1 -1
26 
L 4900 3200 5000 3000 3 0 1 0 -1 -1
27 
L 5000 3000 5300 3000 3 0 1 0 -1 -1
28 
L 5300 3000 5400 3200 3 0 1 0 -1 -1
29 
L 5400 3200 5700 3200 3 0 1 0 -1 -1
30 
L 5700 3200 5800 3000 3 0 1 0 -1 -1
31 
L 5800 3000 6100 3000 3 0 1 0 -1 -1
32 
L 6100 3000 6200 3200 3 0 1 0 -1 -1
33 
L 6200 3200 6500 3200 3 0 1 0 -1 -1
34 
L 3600 2700 4500 2700 3 0 1 0 -1 -1
35 
L 4500 2700 4600 2900 3 0 1 0 -1 -1
36 
L 4600 2900 5300 2900 3 0 1 0 -1 -1
37 
L 5300 2900 5400 2700 3 0 1 0 -1 -1
38 
L 5400 2700 6500 2700 3 0 1 0 -1 -1
39 
L 3600 2900 4500 2900 3 0 1 0 -1 -1
40 
L 4500 2900 4600 2700 3 0 1 0 -1 -1
41 
L 4600 2700 5300 2700 3 0 1 0 -1 -1
42 
L 5300 2700 5400 2900 3 0 1 0 -1 -1
43 
L 5400 2900 6500 2900 3 0 1 0 -1 -1
44 
L 3600 2400 4500 2400 3 0 1 0 -1 -1
45 
L 4500 2400 4600 2600 3 0 1 0 -1 -1
46 
L 4600 2600 5300 2600 3 0 1 0 -1 -1
47 
L 5300 2600 5400 2400 3 0 1 0 -1 -1
48 
L 5400 2400 6500 2400 3 0 1 0 -1 -1
49 
L 3600 2100 4500 2100 3 0 1 0 -1 -1
50 
L 4500 2100 4600 2300 3 0 1 0 -1 -1
51 
L 4600 2300 5300 2300 3 0 1 0 -1 -1
52 
L 5300 2300 5400 2100 3 0 1 0 -1 -1
53 
L 5400 2100 6500 2100 3 0 1 0 -1 -1
54 
L 3600 1800 4500 1800 3 0 1 0 -1 -1
55 
L 4500 1800 4600 2000 3 0 1 0 -1 -1
56 
L 4600 2000 5300 2000 3 0 1 0 -1 -1
57 
L 5300 2000 5400 1800 3 0 1 0 -1 -1
58 
L 5400 1800 6500 1800 3 0 1 0 -1 -1
59 
L 3600 1500 4500 1500 3 0 1 0 -1 -1
60 
L 4500 1500 4600 1700 3 0 1 0 -1 -1
61 
L 4600 1700 5300 1700 3 0 1 0 -1 -1
62 
L 5300 1700 5400 1500 3 0 1 0 -1 -1
63 
L 5400 1500 6500 1500 3 0 1 0 -1 -1
64 
L 3600 1200 4500 1200 3 0 1 0 -1 -1
65 
L 4500 1200 4600 1400 3 0 1 0 -1 -1
66 
L 4600 1400 5300 1400 3 0 1 0 -1 -1
67 
L 5300 1400 5400 1200 3 0 1 0 -1 -1
68 
L 5400 1200 6500 1200 3 0 1 0 -1 -1
69 
L 3600 1400 4500 1400 3 0 1 0 -1 -1
70 
L 4500 1400 4600 1200 3 0 1 0 -1 -1
71 
L 4600 1200 5300 1200 3 0 1 0 -1 -1
72 
L 5300 1200 5400 1400 3 0 1 0 -1 -1
73 
L 5400 1400 6500 1400 3 0 1 0 -1 -1
74 
L 3600 900 5300 900 3 0 1 0 -1 -1
75 
L 5300 900 5400 1100 3 0 1 0 -1 -1
76 
L 5400 1100 6100 1100 3 0 1 0 -1 -1
77 
L 6100 1100 6200 900 3 0 1 0 -1 -1
78 
L 6200 900 6500 900 3 0 1 0 -1 -1
79 
L 3600 1100 5300 1100 3 0 1 0 -1 -1
80 
L 5300 1100 5400 900 3 0 1 0 -1 -1
81 
L 5400 900 6100 900 3 0 1 0 -1 -1
82 
L 6100 900 6200 1100 3 0 1 0 -1 -1
83 
L 6200 1100 6500 1100 3 0 1 0 -1 -1
84 
T 4720 2740 9 10 1 0 0 0 1
85 
valid
86 
T 4730 1250 9 10 1 0 0 0 1
87 
valid
88 
T 5540 950 9 10 1 0 0 0 1
89 
valid
90 
T 4100 940 9 10 1 0 0 0 1
91 
default
92 
T 6310 950 9 10 1 0 0 0 1
93 
default

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.