OpenCores
URL https://opencores.org/ocsvn/darkriscv/darkriscv/trunk

Subversion Repositories darkriscv

[/] [darkriscv/] [trunk/] [boards/] [digilent_spartan3_s200/] [darksocv.ut] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 marcelos
-w
2
-g DebugBitstream:No
3
-g Binary:no
4
-g CRC:Enable
5
#-g Reset_on_err:No
6
#-g ConfigRate:2
7
-g ProgPin:PullUp
8
-g TckPin:PullUp
9
-g TdiPin:PullUp
10
-g TdoPin:PullUp
11
-g TmsPin:PullUp
12
-g UnusedPin:PullDown
13
-g UserID:0xFFFFFFFF
14
#-g ExtMasterCclk_en:No
15
#-g SPI_buswidth:1
16
#-g TIMER_CFG:0xFFFF
17
#-g multipin_wakeup:No
18
-g StartUpClk:CClk
19
-g DONE_cycle:4
20
-g GTS_cycle:5
21
-g GWE_cycle:6
22
-g LCK_cycle:NoWait
23
-g Security:None
24
-g DonePipe:Yes
25
-g DriveDone:No
26
#-g en_sw_gsr:No
27
#-g drive_awake:No
28
#-g sw_clk:Startupclk
29
#-g sw_gwe_cycle:5
30
#-g sw_gts_cycle:4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.