| 1 |
2 |
entactogen |
----------------------------------------------------------------------------------
|
| 2 |
|
|
-- Company:
|
| 3 |
|
|
-- Engineer:
|
| 4 |
|
|
--
|
| 5 |
|
|
-- Create Date: 19:18:16 02/20/2013
|
| 6 |
|
|
-- Design Name:
|
| 7 |
|
|
-- Module Name: key_schedule - Behavioral
|
| 8 |
|
|
-- Project Name:
|
| 9 |
|
|
-- Target Devices:
|
| 10 |
|
|
-- Tool versions:
|
| 11 |
|
|
-- Description:
|
| 12 |
|
|
--
|
| 13 |
|
|
-- Dependencies:
|
| 14 |
|
|
--
|
| 15 |
|
|
-- Revision:
|
| 16 |
|
|
-- Revision 0.01 - File Created
|
| 17 |
|
|
-- Additional Comments:
|
| 18 |
|
|
--
|
| 19 |
|
|
----------------------------------------------------------------------------------
|
| 20 |
|
|
library IEEE;
|
| 21 |
|
|
use IEEE.STD_LOGIC_1164.ALL;
|
| 22 |
|
|
|
| 23 |
|
|
-- Uncomment the following library declaration if using
|
| 24 |
|
|
-- arithmetic functions with Signed or Unsigned values
|
| 25 |
|
|
--use IEEE.NUMERIC_STD.ALL;
|
| 26 |
|
|
|
| 27 |
|
|
-- Uncomment the following library declaration if instantiating
|
| 28 |
|
|
-- any Xilinx primitives in this code.
|
| 29 |
|
|
--library UNISIM;
|
| 30 |
|
|
--use UNISIM.VComponents.all;
|
| 31 |
|
|
|
| 32 |
|
|
entity key_schedule is
|
| 33 |
|
|
port(clk : in std_logic;
|
| 34 |
|
|
rst : in std_logic;
|
| 35 |
|
|
mode : in std_logic; -- 0 encrypt, 1 decrypt
|
| 36 |
|
|
key : in std_logic_vector(63 downto 0);
|
| 37 |
|
|
key_out : out std_logic_vector(47 downto 0));
|
| 38 |
|
|
end key_schedule;
|
| 39 |
|
|
|
| 40 |
|
|
architecture Behavioral of key_schedule is
|
| 41 |
|
|
signal init_key_s : std_logic_vector(55 downto 0);
|
| 42 |
|
|
signal c_0_s : std_logic_vector(27 downto 0);
|
| 43 |
|
|
signal d_0_s : std_logic_vector(27 downto 0);
|
| 44 |
|
|
|
| 45 |
|
|
signal shift_s : std_logic_vector(15 downto 0);
|
| 46 |
|
|
signal key_pre_s : std_logic_vector(55 downto 0);
|
| 47 |
|
|
signal key_pre_delay_s : std_logic_vector(55 downto 0);
|
| 48 |
|
|
|
| 49 |
|
|
begin
|
| 50 |
|
|
|
| 51 |
|
|
pr_seq: process(clk, rst, key, shift_s(15), mode)
|
| 52 |
|
|
begin
|
| 53 |
|
|
if rst = '1' then
|
| 54 |
|
|
c_0_s <= key(7) & key (15) & key (23) & key (31) & key (39) & key (47) & key (55) &
|
| 55 |
|
|
key (63) & key(6) & key (14) & key (22) & key (30) & key (38) & key (46) &
|
| 56 |
|
|
key (54) & key (62) & key(5) & key (13) & key (21) & key (29) & key (37) &
|
| 57 |
|
|
key (45) & key (53) & key (61) & key(4) & key (12) & key (20) & key (28);
|
| 58 |
|
|
|
| 59 |
|
|
d_0_s <= key (1) & key (9) & key (17) & key (25) & key(33) & key (41) & key (49) &
|
| 60 |
|
|
key (57) & key (2) & key (10) & key (18) & key (26) & key(34) & key (42) &
|
| 61 |
|
|
key (50) & key (58) & key (3) & key (11) & key (19) & key (27) & key(35) &
|
| 62 |
|
|
key (43) & key (51) & key (59) & key (36) & key (44) & key (52) & key (60);
|
| 63 |
|
|
elsif rising_edge(clk) then
|
| 64 |
|
|
if shift_s(15) = '0' then
|
| 65 |
|
|
if mode = '0' then
|
| 66 |
|
|
c_0_s <= c_0_s(26 downto 0) & c_0_s(27);
|
| 67 |
|
|
d_0_s <= d_0_s(26 downto 0) & d_0_s(27);
|
| 68 |
|
|
else
|
| 69 |
|
|
c_0_s <= c_0_s(0) & c_0_s(27 downto 1);
|
| 70 |
|
|
d_0_s <= d_0_s(0) & d_0_s(27 downto 1);
|
| 71 |
|
|
end if;
|
| 72 |
|
|
else
|
| 73 |
|
|
if mode = '0' then
|
| 74 |
|
|
c_0_s <= c_0_s(25 downto 0) & c_0_s(27 downto 26);
|
| 75 |
|
|
d_0_s <= d_0_s(25 downto 0) & d_0_s(27 downto 26);
|
| 76 |
|
|
else
|
| 77 |
|
|
c_0_s <= c_0_s(1 downto 0) & c_0_s(27 downto 2);
|
| 78 |
|
|
d_0_s <= d_0_s(1 downto 0) & d_0_s(27 downto 2);
|
| 79 |
|
|
end if;
|
| 80 |
|
|
end if;
|
| 81 |
|
|
end if;
|
| 82 |
|
|
end process;
|
| 83 |
|
|
|
| 84 |
|
|
pr_shr: process(clk, rst, mode)
|
| 85 |
|
|
begin
|
| 86 |
|
|
if rst = '1' then
|
| 87 |
|
|
if mode = '0' then
|
| 88 |
|
|
shift_s <= "0011111101111110";
|
| 89 |
|
|
else
|
| 90 |
|
|
shift_s <= "0111111011111100";
|
| 91 |
|
|
end if;
|
| 92 |
|
|
elsif rising_edge(clk) then
|
| 93 |
|
|
shift_s <= shift_s(14 downto 0) & shift_s(15);
|
| 94 |
|
|
end if;
|
| 95 |
|
|
end process;
|
| 96 |
|
|
|
| 97 |
|
|
-- XXX Podemos meter aqui un FF para retrasar la salida n ciclos.
|
| 98 |
|
|
|
| 99 |
|
|
key_pre_s <= c_0_s & d_0_s;
|
| 100 |
|
|
|
| 101 |
|
|
pr_delay: process(clk, mode, key_pre_s)
|
| 102 |
|
|
begin
|
| 103 |
|
|
if rising_edge(clk) then
|
| 104 |
|
|
if mode = '1' then
|
| 105 |
|
|
key_pre_delay_s <= key_pre_s;
|
| 106 |
|
|
end if;
|
| 107 |
|
|
end if;
|
| 108 |
|
|
end process;
|
| 109 |
|
|
|
| 110 |
|
|
|
| 111 |
|
|
key_out <= (key_pre_s (42) & key_pre_s (39) & key_pre_s (45) & key_pre_s (32) & key_pre_s (55) & key_pre_s (51) & key_pre_s (53) & key_pre_s (28) &
|
| 112 |
|
|
key_pre_s (41) & key_pre_s (50) & key_pre_s (35) & key_pre_s (46) & key_pre_s (33) & key_pre_s (37) & key_pre_s (44) & key_pre_s (52) &
|
| 113 |
|
|
key_pre_s (30) & key_pre_s (48) & key_pre_s (40) & key_pre_s (49) & key_pre_s (29) & key_pre_s (36) & key_pre_s (43) & key_pre_s (54) &
|
| 114 |
|
|
key_pre_s (15) & key_pre_s (4) & key_pre_s (25) & key_pre_s (19) & key_pre_s (9) & key_pre_s (1) & key_pre_s (26) & key_pre_s (16) &
|
| 115 |
|
|
key_pre_s (5) & key_pre_s (11) & key_pre_s (23) & key_pre_s (8) & key_pre_s (12) & key_pre_s (7) & key_pre_s (17) & key_pre_s (0) &
|
| 116 |
|
|
key_pre_s (22) & key_pre_s (3) & key_pre_s (10) & key_pre_s (14) & key_pre_s (6) & key_pre_s (20) & key_pre_s (27) & key_pre_s (24))
|
| 117 |
|
|
when mode = '0' else
|
| 118 |
|
|
(key_pre_delay_s (42) & key_pre_delay_s (39) & key_pre_delay_s (45) & key_pre_delay_s (32) & key_pre_delay_s (55) & key_pre_delay_s (51) & key_pre_delay_s (53) & key_pre_delay_s (28) &
|
| 119 |
|
|
key_pre_delay_s (41) & key_pre_delay_s (50) & key_pre_delay_s (35) & key_pre_delay_s (46) & key_pre_delay_s (33) & key_pre_delay_s (37) & key_pre_delay_s (44) & key_pre_delay_s (52) &
|
| 120 |
|
|
key_pre_delay_s (30) & key_pre_delay_s (48) & key_pre_delay_s (40) & key_pre_delay_s (49) & key_pre_delay_s (29) & key_pre_delay_s (36) & key_pre_delay_s (43) & key_pre_delay_s (54) &
|
| 121 |
|
|
key_pre_delay_s (15) & key_pre_delay_s (4) & key_pre_delay_s (25) & key_pre_delay_s (19) & key_pre_delay_s (9) & key_pre_delay_s (1) & key_pre_delay_s (26) & key_pre_delay_s (16) &
|
| 122 |
|
|
key_pre_delay_s (5) & key_pre_delay_s (11) & key_pre_delay_s (23) & key_pre_delay_s (8) & key_pre_delay_s (12) & key_pre_delay_s (7) & key_pre_delay_s (17) & key_pre_delay_s (0) &
|
| 123 |
|
|
key_pre_delay_s (22) & key_pre_delay_s (3) & key_pre_delay_s (10) & key_pre_delay_s (14) & key_pre_delay_s (6) & key_pre_delay_s (20) & key_pre_delay_s (27) & key_pre_delay_s (24));
|
| 124 |
|
|
|
| 125 |
|
|
end Behavioral;
|
| 126 |
|
|
|
