URL
https://opencores.org/ocsvn/dma_axi/dma_axi/trunk
[/] [dma_axi/] [trunk/] [README.txt] - Blame information for rev 3
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
eyalhoc |
|
| 2 |
3 |
eyalhoc |
------------------------------ Remark ----------------------------------------
|
| 3 |
|
|
We will be very happy to receive any kind of feedback regarding our tools and cores.
|
| 4 |
|
|
We will also be willing to support any company intending to integrate our cores into their project.
|
| 5 |
|
|
For any questions / remarks / suggestions / bugs please contact info@provartec.com.
|
| 6 |
|
|
------------------------------------------------------------------------------
|
| 7 |
|
|
|
| 8 |
2 |
eyalhoc |
Opencores.org project - DMA AXI
|
| 9 |
|
|
|
| 10 |
|
|
This core is based on the Provartec PR200 IP - 'Generic High performance dual-core AXI DMA'
|
| 11 |
|
|
|
| 12 |
|
|
The original IP is a configurable, generic AXI DMA written in RobustVerilog.
|
| 13 |
|
|
|
| 14 |
|
|
This project contains two Verilog cores, one a 32-bit build and the other a 64-bit build.
|
| 15 |
|
|
|
| 16 |
|
|
To view the complete IP - http://www.provartec.com/ipproducts/56
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.