OpenCores
URL https://opencores.org/ocsvn/dma_axi/dma_axi/trunk

Subversion Repositories dma_axi

[/] [dma_axi/] [trunk/] [src/] [dma_axi32/] [README.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eyalhoc
 
2
Opencores.org project - DMA AXI - 32 bit build
3
 
4
This core is based on the Provartec PR200 IP - 'Generic High performance dual-core AXI DMA'
5
 
6
Build with the following parameters:
7
- Single channel
8
- Single interrupt bit
9
- One AXI port (simultaneous read and write)
10
- AXI data 32 bits
11
- data FIFO 32 bytes
12
- AXI address bits 32
13
- AXI outstanding write commands - 2
14
- AXI outstanding read commands - 2
15
- Block support - no
16
- Scheduler  - no
17
- Priority modes - no
18
- Joint mode - yes
19
- Independent mode - yes
20
- Outstanding mode - no
21
- Tokens - yes
22
- AHB timeout - yes
23
- Watchdog timer - yes
24
- Peripheral control - yes
25
- Command lists - yes
26
- Endianess support - yes
27
 
28
To view the complete IP - http://www.provartec.com/ipproducts/56
29
For any questions / remarks / suggestions / bugs please contact info@provartec.com.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.