OpenCores
URL https://opencores.org/ocsvn/dma_axi/dma_axi/trunk

Subversion Repositories dma_axi

[/] [dma_axi/] [trunk/] [src/] [dma_axi32/] [dma_axi32_ch_reg_params.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eyalhoc
//---------------------------------------------------------
2
//-- File generated by RobustVerilog parser
3
//-- Version: 1.0
4
//-- Invoked Fri Mar 25 23:34:53 2011
5
//--
6
//-- Source file: dma_ch_reg_params.v
7
//---------------------------------------------------------
8
 
9
 
10
 
11
   parameter              CMD_LINE0      = 8'h00;
12
   parameter              CMD_LINE1      = 8'h04;
13
   parameter              CMD_LINE2      = 8'h08;
14
   parameter              CMD_LINE3      = 8'h0C;
15
   parameter              STATIC_LINE0   = 8'h10;
16
   parameter              STATIC_LINE1   = 8'h14;
17
   parameter              STATIC_LINE2   = 8'h18;
18
   parameter              STATIC_LINE3   = 8'h1C;
19
   parameter              STATIC_LINE4   = 8'h20;
20
 
21
   parameter              RESTRICT       = 8'h2C;
22
   parameter              RD_OFFSETS     = 8'h30;
23
   parameter              WR_OFFSETS     = 8'h34;
24
   parameter              FIFO_FULLNESS  = 8'h38;
25
   parameter              CMD_OUTS       = 8'h3C;
26
 
27
   parameter              CH_ENABLE      = 8'h40;
28
   parameter              CH_START       = 8'h44;
29
   parameter              CH_ACTIVE      = 8'h48;
30
   parameter              CH_CMD_COUNTER = 8'h50;
31
 
32
   parameter               INT_RAWSTAT    = 8'hA0;
33
   parameter               INT_CLEAR      = 8'hA4;
34
   parameter               INT_ENABLE     = 8'hA8;
35
   parameter               INT_STATUS     = 8'hAC;
36
 
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.