OpenCores
URL https://opencores.org/ocsvn/esoc/esoc/trunk
4%@v/] /u ?    ? 8     h                          (       X?    ?           @   p    $ -n-  d / .n  d / /n-  d / 0n$-$  d (/ 1n,-,  d 0/ 2n4- 4  d 8/ 3n@8 8@8 d H/ 4nL-PL  d P/ 5nXh hXh d `/ 6nd- d  d h/ 7np p d x/ ! >n|- |  d / ?n  d / @n-  d / An  d / Bn( 8( d / cHt 6 P  P  e `Rt 6 x p . e ^\t 6 h  h  e \ft 6 H @ . e Zpt 6 ` X . (e z S   G^ ]pn   qn   rn   sn   tn(@    un1  @ vn;    wnF    xnS    ynpp h  zn   {np   |n   }n   ~n   n   0 0 nH     n   ( ( n   n     nx     n      n0   n   8 8 nX   n`((   8<H ] ]]hm | ]]im   - ]]jm  ] ]km   - ] ]lm   - ]]T  ]]00000000ieee.std_logic_1164.std_logic_vectortor00000aclrclrLL-dataataLL.rdclkclLL/rdreqreLL0wrclkclLL1wrreqreLL2qreLL30rdemptyLL4HrdusedwLL5`wrfulluLL6xwrusedwLL7sub_wire0reLL>sub_wire1reLL?sub_wire2reLL@sub_wire3reLLAsub_wire4reLLB(line__10410line__10510line__10610line__10710line__10810dcfifo_mixed_widths_componentenCyclone IIIintended_device_familyiRAM_BLOCK_TYPE=M9Klpm_hintintlpm_numwordsrdsONlpm_showaheadeadcfifo@lpm_typeypelpm_widthdtlpm_widthutlpm_widthu_ru_rlpm_width_rOFFp_overflow_checkinginrdsync_delaypipeipeOFFpunderflow_checkingiONuse_eabONwrite_aclr_synchnchwrsync_delaypipeipezdcfifo_mixed_widthsaltera_mf_m,workorkieeeeee<A,synesoc_fifo_2kx64x32xc:/data/temp/ESoC/Sources/altera/esoc_fifo_nkx32x64/esoc_fifo_2kx64x32.vhdvk658 3f9 {654 3f2 {448 42e {{t3a8 } {348 } {0 104}} 452 42e {{t3c8 } {390 } {0 105}} 45c 42e {{t3e8 } {378 } {0 106}} 466 42e {{t408 } {330 } {0 107}} 470 42e {{t428 } {360 } {0 108}} }} &

Subversion Repositories esoc

[/] [esoc/] [trunk/] [Simulation/] [Modelsim/] [work/] [esoc_fifo_2kx64x32/] [syn.psm] - Blame information for rev 41

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.