OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] [eth_defines.v] - Blame information for rev 361

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 mohor
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  eth_defines.v                                               ////
4
////                                                              ////
5
////  This file is part of the Ethernet IP core project           ////
6 346 olof
////  http://www.opencores.org/project,ethmac                     ////
7 15 mohor
////                                                              ////
8
////  Author(s):                                                  ////
9
////      - Igor Mohor (igorM@opencores.org)                      ////
10
////                                                              ////
11 203 mohor
////  All additional information is available in the Readme.txt   ////
12 15 mohor
////  file.                                                       ////
13
////                                                              ////
14
//////////////////////////////////////////////////////////////////////
15
////                                                              ////
16 203 mohor
//// Copyright (C) 2001, 2002 Authors                             ////
17 15 mohor
////                                                              ////
18
//// This source file may be used and distributed without         ////
19
//// restriction provided that this copyright statement is not    ////
20
//// removed from the file and that any derivative work contains  ////
21
//// the original copyright notice and the associated disclaimer. ////
22
////                                                              ////
23
//// This source file is free software; you can redistribute it   ////
24
//// and/or modify it under the terms of the GNU Lesser General   ////
25
//// Public License as published by the Free Software Foundation; ////
26
//// either version 2.1 of the License, or (at your option) any   ////
27
//// later version.                                               ////
28
////                                                              ////
29
//// This source is distributed in the hope that it will be       ////
30
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
31
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
32
//// PURPOSE.  See the GNU Lesser General Public License for more ////
33
//// details.                                                     ////
34
////                                                              ////
35
//// You should have received a copy of the GNU Lesser General    ////
36
//// Public License along with this source; if not, download it   ////
37
//// from http://www.opencores.org/lgpl.shtml                     ////
38
////                                                              ////
39
//////////////////////////////////////////////////////////////////////
40
//
41
// CVS Revision History
42
//
43
// $Log: not supported by cvs2svn $
44 330 igorm
// Revision 1.33  2003/11/12 18:24:58  tadejm
45
// WISHBONE slave changed and tested from only 32-bit accesss to byte access.
46
//
47 304 tadejm
// Revision 1.32  2003/10/17 07:46:13  markom
48
// mbist signals updated according to newest convention
49
//
50 302 markom
// Revision 1.31  2003/08/14 16:42:58  simons
51
// Artisan ram instance added.
52
//
53 297 simons
// Revision 1.30  2003/06/13 11:55:37  mohor
54
// Define file in eth_cop.v is changed to eth_defines.v. Some defines were
55
// moved from tb_eth_defines.v to eth_defines.v.
56
//
57 286 mohor
// Revision 1.29  2002/11/19 18:13:49  mohor
58
// r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead.
59
//
60 253 mohor
// Revision 1.28  2002/11/15 14:27:15  mohor
61
// Since r_Rst bit is not used any more, default value is changed to 0xa000.
62
//
63 246 mohor
// Revision 1.27  2002/11/01 18:19:34  mohor
64
// Defines fixed to use generic RAM by default.
65
//
66 238 mohor
// Revision 1.26  2002/10/24 18:53:03  mohor
67
// fpga define added.
68
//
69 232 mohor
// Revision 1.3  2002/10/11 16:57:54  igorm
70
// eth_defines.v tagged with rel_5 used.
71
//
72
// Revision 1.25  2002/10/10 16:47:44  mohor
73
// Defines changed to have ETH_ prolog.
74
// ETH_WISHBONE_B# define added.
75
//
76 213 mohor
// Revision 1.24  2002/10/10 16:33:11  mohor
77
// Bist added.
78
//
79 211 mohor
// Revision 1.23  2002/09/23 18:22:48  mohor
80
// Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
81
// core.
82
//
83 203 mohor
// Revision 1.22  2002/09/04 18:36:49  mohor
84
// Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL).
85
//
86 145 mohor
// Revision 1.21  2002/08/16 22:09:47  mohor
87
// Defines for register width added. mii_rst signal in MIIMODER register
88
// changed.
89
//
90 137 mohor
// Revision 1.20  2002/08/14 19:31:48  mohor
91
// Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
92
// need to multiply or devide any more.
93
//
94 134 mohor
// Revision 1.19  2002/07/23 15:28:31  mohor
95
// Ram , used for BDs changed from generic_spram to eth_spram_256x32.
96
//
97 119 mohor
// Revision 1.18  2002/05/03 10:15:50  mohor
98
// Outputs registered. Reset changed for eth_wishbone module.
99
//
100 106 mohor
// Revision 1.17  2002/04/24 08:52:19  mohor
101
// Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
102
// bug fixed.
103
//
104 105 mohor
// Revision 1.16  2002/03/19 12:53:29  mohor
105
// Some defines that are used in testbench only were moved to tb_eth_defines.v
106
// file.
107
//
108 92 mohor
// Revision 1.15  2002/02/26 16:11:32  mohor
109
// Number of interrupts changed
110
//
111 73 mohor
// Revision 1.14  2002/02/16 14:03:44  mohor
112
// Registered trimmed. Unused registers removed.
113
//
114 68 mohor
// Revision 1.13  2002/02/16 13:06:33  mohor
115
// EXTERNAL_DMA used instead of WISHBONE_DMA.
116
//
117 67 mohor
// Revision 1.12  2002/02/15 10:58:31  mohor
118
// Changed that were lost with last update put back to the file.
119
//
120 55 mohor
// Revision 1.11  2002/02/14 20:19:41  billditt
121
// Modified for Address Checking,
122
// addition of eth_addrcheck.v
123
//
124
// Revision 1.10  2002/02/12 17:01:19  mohor
125
// HASH0 and HASH1 registers added. 
126
 
127 46 mohor
// Revision 1.9  2002/02/08 16:21:54  mohor
128
// Rx status is written back to the BD.
129
//
130 42 mohor
// Revision 1.8  2002/02/05 16:44:38  mohor
131
// Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
132
// MHz. Statuses, overrun, control frame transmission and reception still  need
133
// to be fixed.
134
//
135 40 mohor
// Revision 1.7  2002/01/23 10:28:16  mohor
136
// Link in the header changed.
137
//
138 37 mohor
// Revision 1.6  2001/12/05 15:00:16  mohor
139
// RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
140
// instead of the number of RX descriptors).
141
//
142 34 mohor
// Revision 1.5  2001/12/05 10:21:37  mohor
143
// ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.
144
//
145 32 mohor
// Revision 1.4  2001/11/13 14:23:56  mohor
146
// Generic memory model is used. Defines are changed for the same reason.
147
//
148 29 mohor
// Revision 1.3  2001/10/18 12:07:11  mohor
149
// Status signals changed, Adress decoding changed, interrupt controller
150
// added.
151
//
152 21 mohor
// Revision 1.2  2001/09/24 15:02:56  mohor
153
// Defines changed (All precede with ETH_). Small changes because some
154
// tools generate warnings when two operands are together. Synchronization
155
// between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
156
// demands).
157
//
158 20 mohor
// Revision 1.1  2001/08/06 14:44:29  mohor
159
// A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
160
// Include files fixed to contain no path.
161
// File names and module names changed ta have a eth_ prologue in the name.
162
// File eth_timescale.v is used to define timescale
163
// All pin names on the top module are changed to contain _I, _O or _OE at the end.
164
// Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
165
// and Mdo_OE. The bidirectional signal must be created on the top level. This
166
// is done due to the ASIC tools.
167
//
168 15 mohor
// Revision 1.1  2001/07/30 21:23:42  mohor
169
// Directory structure changed. Files checked and joind together.
170
//
171
//
172
//
173
//
174
//
175
 
176 32 mohor
 
177
 
178 232 mohor
//`define ETH_BIST                    // Bist for usage with Virtual Silicon RAMS
179 32 mohor
 
180 302 markom
`define ETH_MBIST_CTRL_WIDTH 3        // width of MBIST control bus
181 232 mohor
 
182 330 igorm
// Ethernet implemented in Xilinx Chips (uncomment following lines)
183 238 mohor
// `define ETH_FIFO_XILINX             // Use Xilinx distributed ram for tx and rx fifo
184
// `define ETH_XILINX_RAMB4            // Selection of the used memory for Buffer descriptors
185 232 mohor
                                      // Core is going to be implemented in Virtex FPGA and contains Virtex 
186 29 mohor
                                      // specific elements. 
187 15 mohor
 
188 330 igorm
// Ethernet implemented in Altera Chips (uncomment following lines)
189
//`define ETH_ALTERA_ALTSYNCRAM
190
 
191 238 mohor
// Ethernet implemented in ASIC with Virtual Silicon RAMs
192
// `define ETH_VIRTUAL_SILICON_RAM     // Virtual Silicon RAMS used storing buffer decriptors (ASIC implementation)
193 330 igorm
 
194
// Ethernet implemented in ASIC with Artisan RAMs
195 297 simons
// `define ETH_ARTISAN_RAM             // Artisan RAMS used storing buffer decriptors (ASIC implementation)
196 238 mohor
 
197 330 igorm
// Uncomment when Avalon bus is used
198
//`define ETH_AVALON_BUS
199
 
200 55 mohor
`define ETH_MODER_ADR         8'h0    // 0x0 
201
`define ETH_INT_SOURCE_ADR    8'h1    // 0x4 
202
`define ETH_INT_MASK_ADR      8'h2    // 0x8 
203
`define ETH_IPGT_ADR          8'h3    // 0xC 
204
`define ETH_IPGR1_ADR         8'h4    // 0x10
205
`define ETH_IPGR2_ADR         8'h5    // 0x14
206
`define ETH_PACKETLEN_ADR     8'h6    // 0x18
207
`define ETH_COLLCONF_ADR      8'h7    // 0x1C
208
`define ETH_TX_BD_NUM_ADR     8'h8    // 0x20
209
`define ETH_CTRLMODER_ADR     8'h9    // 0x24
210
`define ETH_MIIMODER_ADR      8'hA    // 0x28
211
`define ETH_MIICOMMAND_ADR    8'hB    // 0x2C
212
`define ETH_MIIADDRESS_ADR    8'hC    // 0x30
213
`define ETH_MIITX_DATA_ADR    8'hD    // 0x34
214
`define ETH_MIIRX_DATA_ADR    8'hE    // 0x38
215
`define ETH_MIISTATUS_ADR     8'hF    // 0x3C
216
`define ETH_MAC_ADDR0_ADR     8'h10   // 0x40
217
`define ETH_MAC_ADDR1_ADR     8'h11   // 0x44
218
`define ETH_HASH0_ADR         8'h12   // 0x48
219
`define ETH_HASH1_ADR         8'h13   // 0x4C
220 145 mohor
`define ETH_TX_CTRL_ADR       8'h14   // 0x50
221
`define ETH_RX_CTRL_ADR       8'h15   // 0x54
222 15 mohor
 
223
 
224 304 tadejm
`define ETH_MODER_DEF_0         8'h00
225
`define ETH_MODER_DEF_1         8'hA0
226
`define ETH_MODER_DEF_2         1'h0
227
`define ETH_INT_MASK_DEF_0      7'h0
228
`define ETH_IPGT_DEF_0          7'h12
229
`define ETH_IPGR1_DEF_0         7'h0C
230
`define ETH_IPGR2_DEF_0         7'h12
231
`define ETH_PACKETLEN_DEF_0     8'h00
232
`define ETH_PACKETLEN_DEF_1     8'h06
233
`define ETH_PACKETLEN_DEF_2     8'h40
234
`define ETH_PACKETLEN_DEF_3     8'h00
235
`define ETH_COLLCONF_DEF_0      6'h3f
236
`define ETH_COLLCONF_DEF_2      4'hF
237
`define ETH_TX_BD_NUM_DEF_0     8'h40
238
`define ETH_CTRLMODER_DEF_0     3'h0
239
`define ETH_MIIMODER_DEF_0      8'h64
240
`define ETH_MIIMODER_DEF_1      1'h0
241
`define ETH_MIIADDRESS_DEF_0    5'h00
242
`define ETH_MIIADDRESS_DEF_1    5'h00
243
`define ETH_MIITX_DATA_DEF_0    8'h00
244
`define ETH_MIITX_DATA_DEF_1    8'h00
245
`define ETH_MIIRX_DATA_DEF     16'h0000 // not written from WB
246
`define ETH_MAC_ADDR0_DEF_0     8'h00
247
`define ETH_MAC_ADDR0_DEF_1     8'h00
248
`define ETH_MAC_ADDR0_DEF_2     8'h00
249
`define ETH_MAC_ADDR0_DEF_3     8'h00
250
`define ETH_MAC_ADDR1_DEF_0     8'h00
251
`define ETH_MAC_ADDR1_DEF_1     8'h00
252
`define ETH_HASH0_DEF_0         8'h00
253
`define ETH_HASH0_DEF_1         8'h00
254
`define ETH_HASH0_DEF_2         8'h00
255
`define ETH_HASH0_DEF_3         8'h00
256
`define ETH_HASH1_DEF_0         8'h00
257
`define ETH_HASH1_DEF_1         8'h00
258
`define ETH_HASH1_DEF_2         8'h00
259
`define ETH_HASH1_DEF_3         8'h00
260
`define ETH_TX_CTRL_DEF_0       8'h00 //
261
`define ETH_TX_CTRL_DEF_1       8'h00 //
262
`define ETH_TX_CTRL_DEF_2       1'h0  //
263
`define ETH_RX_CTRL_DEF_0       8'h00
264
`define ETH_RX_CTRL_DEF_1       8'h00
265 15 mohor
 
266 40 mohor
 
267 304 tadejm
`define ETH_MODER_WIDTH_0       8
268
`define ETH_MODER_WIDTH_1       8
269
`define ETH_MODER_WIDTH_2       1
270
`define ETH_INT_SOURCE_WIDTH_0  7
271
`define ETH_INT_MASK_WIDTH_0    7
272
`define ETH_IPGT_WIDTH_0        7
273
`define ETH_IPGR1_WIDTH_0       7
274
`define ETH_IPGR2_WIDTH_0       7
275
`define ETH_PACKETLEN_WIDTH_0   8
276
`define ETH_PACKETLEN_WIDTH_1   8
277
`define ETH_PACKETLEN_WIDTH_2   8
278
`define ETH_PACKETLEN_WIDTH_3   8
279
`define ETH_COLLCONF_WIDTH_0    6
280
`define ETH_COLLCONF_WIDTH_2    4
281
`define ETH_TX_BD_NUM_WIDTH_0   8
282
`define ETH_CTRLMODER_WIDTH_0   3
283
`define ETH_MIIMODER_WIDTH_0    8
284
`define ETH_MIIMODER_WIDTH_1    1
285
`define ETH_MIICOMMAND_WIDTH_0  3
286
`define ETH_MIIADDRESS_WIDTH_0  5
287
`define ETH_MIIADDRESS_WIDTH_1  5
288
`define ETH_MIITX_DATA_WIDTH_0  8
289
`define ETH_MIITX_DATA_WIDTH_1  8
290
`define ETH_MIIRX_DATA_WIDTH    16 // not written from WB
291
`define ETH_MIISTATUS_WIDTH     3 // not written from WB
292
`define ETH_MAC_ADDR0_WIDTH_0   8
293
`define ETH_MAC_ADDR0_WIDTH_1   8
294
`define ETH_MAC_ADDR0_WIDTH_2   8
295
`define ETH_MAC_ADDR0_WIDTH_3   8
296
`define ETH_MAC_ADDR1_WIDTH_0   8
297
`define ETH_MAC_ADDR1_WIDTH_1   8
298
`define ETH_HASH0_WIDTH_0       8
299
`define ETH_HASH0_WIDTH_1       8
300
`define ETH_HASH0_WIDTH_2       8
301
`define ETH_HASH0_WIDTH_3       8
302
`define ETH_HASH1_WIDTH_0       8
303
`define ETH_HASH1_WIDTH_1       8
304
`define ETH_HASH1_WIDTH_2       8
305
`define ETH_HASH1_WIDTH_3       8
306
`define ETH_TX_CTRL_WIDTH_0     8
307
`define ETH_TX_CTRL_WIDTH_1     8
308
`define ETH_TX_CTRL_WIDTH_2     1
309
`define ETH_RX_CTRL_WIDTH_0     8
310
`define ETH_RX_CTRL_WIDTH_1     8
311 137 mohor
 
312
 
313 40 mohor
// Outputs are registered (uncomment when needed)
314 106 mohor
`define ETH_REGISTERED_OUTPUTS
315 40 mohor
 
316 213 mohor
// Settings for TX FIFO
317
`define ETH_TX_FIFO_CNT_WIDTH  5
318
`define ETH_TX_FIFO_DEPTH      16
319
`define ETH_TX_FIFO_DATA_WIDTH 32
320 40 mohor
 
321 213 mohor
// Settings for RX FIFO
322
`define ETH_RX_FIFO_CNT_WIDTH  5
323
`define ETH_RX_FIFO_DEPTH      16
324
`define ETH_RX_FIFO_DATA_WIDTH 32
325
 
326
// Burst length
327
`define ETH_BURST_LENGTH       4    // Change also ETH_BURST_CNT_WIDTH
328
`define ETH_BURST_CNT_WIDTH    3    // The counter must be width enough to count to ETH_BURST_LENGTH
329
 
330
// WISHBONE interface is Revision B3 compliant (uncomment when needed)
331
//`define ETH_WISHBONE_B3
332
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.